CoreSight

coresight@lists.linaro.org

6 participants
2390 discussions

Coresight, Supply customized camera 's factory #tRKOiFGo #

by bella

Dear Sir, How are you? This is Catherine from Beijing ZONGZHIHECHENG Technology Co.,Ltd. in China, we specialize in CCTV camera designing & manufacturing. We offer IP camera, AHD camera, POE camera, etc. Our company was established in 2006, and it is one of the global high-tech manufacturers in the security industry, focusing on residential, community, building intercom solutionsand intelligent management solutions. Our company has a research and development team of 10 people, 150 skilled employees, who always committed to providing customers with quality products. Please check our website for more infos , we also have many models which you can choose as per your preference, welcome to contact me with your detailed requirements. We want to look for dealers in each country, welcome to contact me freely. Looking forward to our cooperationfor long term. Thanks and best regards, Catherine Beijing ZONGZHIHECHENG Technology Co.,Ltd is one of professional smart security system manufacturers. Our ompany has R & D, production, sales and service departments which integrated into one of the high-tech companies. Our main products are CCTV Camera, video & audio intercom system, video doorbell, smart home, smart lock and other products. Our company adheres to the "sincerity" business philosophy, abides by the pragmatic innovation, serves the community's corporate purpose with high-quality brand to open up the market, relies on sincere service to win benefits. People-oriented, the harmonious development of enterprises and workers, sincere cooperation can give our clients and us achieving win-win business. Catherine Fang Trading Director Beijing Zongzhihecheng Technology Co.,Ltd. Http://zongzhihecheng.en.alibaba.com/ Tel: 86-010-51872777 Mobile: +86-18514542862 WhatsApp: +86-13910818520 Wechat: KING1566888

4 years, 4 months

[PATCH v4 0/5] perf cs-etm: Fix pid tracing with VHE

by Leo Yan

This patch set is to follow up the patch series "coresight: etm-perf: Fix pid tracing with VHE" [1]. Since the kernel and documentation patches have been picked up by Mathieu Poirier and will go through the char-misc-next branch [2] to the mainline kernel; the rest patches are for the perf tool, so combine these patches into this patch set. The patch set can be cleanly applied on perf/core branch with: commit 6db59d357e8e ("perf arm64/s390: Fix printf conversion specifier for IP addresses") And this patch set has been verified on Arm Juno-r2 board. Changes from v3: * Added Reviewed-by tags (Mathieu/Mike/Suzuki); * Changed to use the existed macros for option bits in patch 02/05 (Mathieu). [1] https://lore.kernel.org/patchwork/cover/1376776/ [2] https://git.kernel.org/pub/scm/linux/kernel/git/gregkh/char-misc.git/log/?h… Leo Yan (2): tools headers UAPI: Update tools' copy of linux/coresight-pmu.h perf cs-etm: Add helper cs_etm__get_pid_fmt() Suzuki K Poulose (3): perf cs-etm: Fix bitmap for option perf cs-etm: Support PID tracing in config perf cs-etm: Detect pid in VMID for kernel running at EL2 tools/include/linux/coresight-pmu.h | 20 ++++-- tools/perf/arch/arm/util/cs-etm.c | 69 ++++++++++++++----- .../perf/util/cs-etm-decoder/cs-etm-decoder.c | 38 ++++++++-- tools/perf/util/cs-etm.c | 42 +++++++++++ tools/perf/util/cs-etm.h | 1 + 5 files changed, 145 insertions(+), 25 deletions(-) -- 2.25.1

4 years, 4 months

[PATCH] coresight: etm4x: Add ETM PIDs for Cortex-A55 and Cortex-A78

by Sai Prakash Ranjan

Add ETM PIDs for Cortex-A55 and Cortex-A78 to the list of supported ETMs. Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan(a)codeaurora.org> --- drivers/hwtracing/coresight/coresight-etm4x-core.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c index b20b6ff17cf6..193233792ab5 100644 --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c @@ -1713,7 +1713,9 @@ static const struct amba_id etm4_ids[] = { CS_AMBA_ID(0x000bb95a), /* Cortex-A72 */ CS_AMBA_ID(0x000bb959), /* Cortex-A73 */ CS_AMBA_UCI_ID(0x000bb9da, uci_id_etm4),/* Cortex-A35 */ + CS_AMBA_UCI_ID(0x000bbd05, uci_id_etm4),/* Cortex-A55 */ CS_AMBA_UCI_ID(0x000bbd0c, uci_id_etm4),/* Neoverse N1 */ + CS_AMBA_UCI_ID(0x000bbd41, uci_id_etm4),/* Cortex-A78 */ CS_AMBA_UCI_ID(0x000f0205, uci_id_etm4),/* Qualcomm Kryo */ CS_AMBA_UCI_ID(0x000f0211, uci_id_etm4),/* Qualcomm Kryo */ CS_AMBA_UCI_ID(0x000bb802, uci_id_etm4),/* Qualcomm Kryo 385 Cortex-A55 */ base-commit: 1efbcec2ef8c037f1e801c76e4b9434ee2400be7 -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation

4 years, 4 months

Hi Coresight， Lower your cost for doorbell purchase by 20% more 02/13/2021 17:31:45 #5T4E7GOf #

by jack

Hi Coresight, Glad to hear that you’re on the market for Security, we specialize in this field for 16 years, with the strength of Security industry, with good quality and pretty competitive price. Also we have our own professional designers to meet any of your requirements. Should you have any questions,call me,let’s talk details. Best regards! king +86 01086399394 king(a)cloudword.com.cn

4 years, 4 months

sigue el deposito de 5.987, 20 mil euros en su cuenta bancaria - [ id 875217590 ]

by prestamos madrid

4 years, 4 months

follow instruction

by lists.linaro.org

4 years, 4 months

[RFC PATCH 0/5] Split Coresight decode by aux records

by James Clark

The following patches fix opening perf.data files that have timestamps (ordered data), aren't recorded with --per-thread, and that have discontinuous data in a single aux trace buffer. I have some open questions: * Can cs_etm__update_queues() be removed from cs_etm__flush_events()? * Why does the second commit start making some files process correctly? * Is it ok to wait for the flush to start processing? Previously processing happened when the first aux record was delivered to cs_etm__process_event(). * Do the aux records need to be saved into a new buffer or can they be pulled from elsewhere? I also have some further changes to make to make per-thread mode work where the cpu field of the sample is set to -1. And when there are no timestamps cs_etm__process_timeless_queues() is used, which is a completely different code path. Thanks James James Clark (5): perf cs-etm: Split up etm queue setup function perf cs-etm: Only search timestamp in current sample's queue. perf cs-etm: Save aux records in each etm queue perf cs-etm: don't process queues until cs_etm__flush_events perf cs-etm: split decode by aux records. tools/perf/util/cs-etm.c | 200 +++++++++++++++++++++++---------------- 1 file changed, 121 insertions(+), 79 deletions(-) -- 2.28.0

4 years, 4 months

Calling for help! - Ref: 576060055173, Tuesday, February 9, 2021 6:42:32

by Mrs. Adnan 038699140609

4 years, 5 months

[PATCH v2 0/7] coresight: etm-perf: Fix pid tracing with VHE

by Leo Yan

This patch series is to support PID tracing with Virtualization Host Extensions (VHE). Since the patch series v1 was sent out for reviewing, we had some discussion and finalized the solution which is implemented in this version. Simply to say, to be backward compatibility, and can both support PID tracing for the kernel is running at either EL1 or EL2, the two new PMU formats "contextid1" and "contextid2" are introduced, which works as a switch to trace PID for EL1 kernel and EL2 kernel respectively. The existed PMU format "contextid" needs to be backward compatible for users, it's changed to an alias for "contextid1" on EL1 kernel and for "contextid2" on EL2 kernel. Therefore, even without setting "contextid" config, the perf tool can dynamically pick up the config for PID tracing, so the user doesn't have to set the "contexid" config manually. As results, we now have three PMU formats, for easier understanding the implementation, just copy and paste the descriptions for these three PMU formats from the patch 07/07: "contextid1": Available on both EL1 kernel and EL2 kernel. When the kernel is running at EL1, "contextid1" enables the PID tracing; when the kernel is running at EL2, this enables tracing the PID of guest applications. "contextid2": Only usable when the kernel is running at EL2. When selected, enables PID tracing on EL2 kernel. "contextid": Will be an alias for the option that enables PID tracing. I.e, contextid == contextid1, on EL1 kernel. contextid == contextid2, on EL2 kernel. This patch series can be cleanly applied on perf/core branch: commit cd07e536b020 ("Merge remote-tracking branch 'torvalds/master' into perf/core") ... and applied on the mainline kernel: commit 88bb507a74ea ("Merge tag 'media/v5.11-3' of git://git.kernel.org/pub/scm/linux/kernel/git/mchehab/linux-media") The patch series has been tested on Arm Juno-r2 board. Verified the kernel with EL1 and didn't find issue; though absenting the platform for kernel with EL2, after some hacking in kernel driver and tool to emulate the code paths for kernel on EL2, can see the code path is hit without failure. Changes from v1: * Refactored PMU formats, added formats "contextid1"/"contextid2", and reworked format "contextid" (Suzuki/Mathieu); * Refined the comments for perf configs (Leo/Mike); * Added patch 07/07 for description PID tracing in docs; * Found the issue for bitmap for option, extracted patch 03/07 for the fixing. Changes from RFC: * Added comments to clarify cases requested (Leo); * Explain the change to generic flags for cs_etm_set_option() in the commit description; * Stored PID format in metadata and passed it to decoder (Leo); * Enhanced cs-etm for backward compatibility (Denis Nikitin). Leo Yan (3): coresight: etm-perf: Clarify comment on perf options perf cs-etm: Add helper cs_etm__get_pid_fmt() Documentation: coresight: Add PID tracing description Suzuki K Poulose (4): coresight: etm-perf: Support PID tracing for kernel at EL2 perf cs-etm: Fix bitmap for option perf cs-etm: Support PID tracing in config perf cs-etm: Detect pid in VMID for kernel running at EL2 Documentation/trace/coresight/coresight.rst | 37 ++++++++++ .../hwtracing/coresight/coresight-etm-perf.c | 32 +++++++- .../coresight/coresight-etm4x-core.c | 13 ++++ include/linux/coresight-pmu.h | 20 +++-- tools/include/linux/coresight-pmu.h | 20 +++-- tools/perf/arch/arm/util/cs-etm.c | 73 +++++++++++++++---- .../perf/util/cs-etm-decoder/cs-etm-decoder.c | 32 +++++++- tools/perf/util/cs-etm.c | 43 +++++++++++ tools/perf/util/cs-etm.h | 1 + 9 files changed, 239 insertions(+), 32 deletions(-) -- 2.25.1

4 years, 5 months

Lignes directrices pour un nouveau projet

by Pierre Musso

Bonjour, Les entreprises scandinaves à la recherche de spécialistes en informatique utilisent ce que l'on appelle le nearshoring, valorisant fortement les compétences des développeurs polonais, l'un des meilleurs développeurs au monde. La Pologne est devenue un Tech-Hub pour l'Europe. La Scandinavie a investi plus de 11 milliards d'euros en Pologne au cours de la dernière décennie, où de plus en plus d'entreprises à capitaux scandinaves recherchent des spécialistes de l'industrie informatique. Notre équipe de 400 professionnels du logiciel comprend des analystes commerciaux, des développeurs front-end, des développeurs back-end, des concepteurs UX, des chefs de projet, des ingénieurs Full-Stack, des ingénieurs DevOps et des testeurs. Nous livrons des projets agiles utilisant PHP, C #, Java, .Net, Python, Q&A pour des clients mondiaux comme ING Group, Santander, Discovery, Asseco, Volvo et Generali. Jusqu'à présent, nous avons acquis une expertise de l'industrie dans les services financiers, la fabrication, le commerce électronique, les médias et sommes prêts à utiliser ces connaissances pour développer nos activités. Pouvons-nous explorer ensemble vos besoins actuels en matière de développement logiciel? Cordialement, Pierre Musso

4 years, 5 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

CoreSight