Tcwg-commits July 2022

tcwg-commits@lists.linaro.org

6 participants
15101 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-norov-allmodconfig updated (dcc9b683dc -> c0abbd96b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-norov-allmodconfig in repository toolchain/ci/binutils-gdb. from dcc9b683dc Automatic date update in version.in adds 1e3a4f12e7 Automatic date update in version.in adds 0f2f2e7019 RISC-V: Update Zihintpause extension version adds 9386188e95 x86-64: improve handling of branches to absolute addresses adds 02b83698ef x86: restore masking of displacement kinds adds a775efc84d x86: fold Disp32S and Disp32 adds 58098fd779 gas/testsuite: properly exclude aout in all/weakref1u adds 2c474c4694 [gdb/symtab] Add get/set functions for per_cu->lang/unit_type adds a0f3a4c646 opcodes/avr: Implement style support in the disassembler adds 407115429b Modified changes for split-dwarf and dwarf-5. adds d8efadbdd9 Synchronize libbierty sources with gcc. adds 0772daccb3 objcopy: bfd_alloc orelocation adds eeeaf705fe alloc gas seginfo on notes obstack adds 96c33f79de Fix snafu in rust demangler recursion limit code adds 10e52570b8 Automatic date update in version.in adds 8180707f90 x86: de-duplicate sub-architecture strings accumulation adds 6ceeed2506 x86: macro-ize cpu_arch[] entries adds c368d2a802 x86: introduce fake processor type to mark sub-arch entries [...] adds 4694a0e5fe Support for location and range lists for split-dwarf and dwarf-5. adds 736918239b gdb: LoongArch: add orig_a0 into register set adds 3acd9a692d Make 'import gdb.events' work adds 99298c958c Add gdb.Objfile.is_file attribute adds 22f8e2e726 [gdb/exp] Fix internal error when printing C++ pointer-to-member adds 8df9766816 Automatic date update in version.in adds d92c7521f9 x86: don't leak sub-architecture accumulated strings adds 3ce2ebcf88 x86: permit "default" with .arch adds ae89daecb1 x86: generalize disabling of sub-architectures adds f68697e823 x86: introduce a state stack for .arch adds ad349f2493 Descriptive DWARF operations dump support for DW_AT_rank adds c975cec5ff x86: fix 3-operand insn reverse-matching adds 3d0738af2a x86: fold two switch() statements in match_template() adds 8bd915b770 x86: make D attribute usable for XOP and FMA4 insns adds fb5a4a581d elf: Copy p_align of PT_GNU_STACK for stack alignment adds 41bbac64c3 gprofng: implement a functional gp-display-html adds 2025522ac7 Automatic date update in version.in adds 9b5ebf652b PR29320, 'struct obstack' declared inside parameter list adds 37cf60c6a6 RISC-V: Fix requirement handling on Zhinx+{D,Q} adds 3d5d6bd554 RISC-V: Fix disassembling Zfinx with -M numeric adds 1bb1f55d64 gprofng: adjust GPROFNG_VARIANT adds 045f385d9a RISC-V: Added Zfhmin and Zhinxmin. adds 88de583569 gdb: LoongArch: Implement the push_dummy_call gdbarch method adds 309e147fbd GDB/testsuite: Add coverage for `print -elements' command adds 83f477f25a gdb: LoongArch: Fix typos in code comments adds a2a176c46b Fix pedantically invalid DWARF in gdb.trace/unavailable-dwar [...] adds c0abbd96b4 gdb: fix {rs6000_nat_target,aix_thread_target}::wait to not [...] No new revisions were added by this update. Summary of changes: ChangeLog | 13 + bfd/elf.c | 4 +- bfd/elfxx-riscv.c | 79 +- bfd/version.h | 2 +- binutils/bucomm.c | 13 + binutils/bucomm.h | 2 + binutils/dwarf.c | 54 +- binutils/dwarf.h | 2 + binutils/objcopy.c | 37 +- gas/as.h | 3 + gas/config/tc-i386-intel.c | 9 +- gas/config/tc-i386.c | 996 +- gas/config/tc-i386.h | 8 +- gas/doc/c-i386.texi | 3 +- gas/frags.h | 2 - gas/output-file.c | 42 +- gas/subsegs.c | 37 +- gas/testsuite/gas/all/weakref1u.d | 2 +- gas/testsuite/gas/i386/arch-dflt.l | 19 + gas/testsuite/gas/i386/arch-dflt.s | 14 + gas/testsuite/gas/i386/arch-stk.l | 43 + gas/testsuite/gas/i386/arch-stk.s | 34 + gas/testsuite/gas/i386/i386.exp | 3 + gas/testsuite/gas/i386/inval-avx.l | 25 +- gas/testsuite/gas/i386/inval-avx.s | 6 + gas/testsuite/gas/i386/x86-64-branch-6.d | 21 + gas/testsuite/gas/i386/x86-64-branch-6.e | 7 + gas/testsuite/gas/i386/x86-64-branch-6.s | 18 + .../gas/riscv/zfhmin-d-insn-class-fail-1.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-1.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-2.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-2.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-3.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-3.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-4.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-4.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-5.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-5.l | 2 + gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s | 4 + gas/testsuite/gas/riscv/zfinx-dis-numeric.d | 10 + gas/testsuite/gas/riscv/zfinx-dis-numeric.s | 2 + .../gas/riscv/{fp-zhinx-insns.d => zhinx.d} | 37 +- .../gas/riscv/{fp-zhinx-insns.s => zhinx.s} | 32 +- gdb/NEWS | 3 + gdb/aix-thread.c | 59 +- gdb/cp-valprint.c | 5 +- gdb/doc/python.texi | 7 + gdb/dwarf2/cooked-index.c | 10 +- gdb/dwarf2/cu.c | 2 +- gdb/dwarf2/index-write.c | 2 +- gdb/dwarf2/read.c | 223 +- gdb/dwarf2/read.h | 41 +- gdb/features/loongarch/base32.c | 1 + gdb/features/loongarch/base32.xml | 1 + gdb/features/loongarch/base64.c | 1 + gdb/features/loongarch/base64.xml | 1 + gdb/loongarch-linux-nat.c | 2 + gdb/loongarch-linux-tdep.c | 8 + gdb/loongarch-tdep.c | 597 + gdb/loongarch-tdep.h | 9 +- gdb/python/lib/gdb/__init__.py | 5 + gdb/python/py-evtregistry.c | 4 +- gdb/python/py-evts.c | 28 +- gdb/python/py-objfile.c | 14 + gdb/python/python-internal.h | 4 +- gdb/python/python.c | 16 +- gdb/rs6000-aix-nat.c | 7 +- gdb/testsuite/gdb.base/jit-reader.exp | 12 + gdb/testsuite/gdb.base/printcmds.exp | 9 + gdb/testsuite/gdb.cp/pointer-to-member.cc | 34 + gdb/testsuite/gdb.cp/pointer-to-member.exp | 28 + gdb/testsuite/gdb.python/py-events.exp | 2 + .../gdb.trace/unavailable-dwarf-piece.exp | 4 +- gprofng/gp-display-html/gp-display-html.in | 14631 ++++++++++- gprofng/libcollector/configure | 23 +- gprofng/libcollector/configure.ac | 23 +- include/opcode/riscv.h | 7 +- libiberty/ChangeLog | 146 +- libiberty/configure | 1 + libiberty/configure.ac | 1 + libiberty/rust-demangle.c | 47 +- opcodes/ChangeLog | 9 + opcodes/avr-dis.c | 51 +- opcodes/disassemble.c | 5 + opcodes/i386-gen.c | 10 +- opcodes/i386-init.h | 132 +- opcodes/i386-opc.h | 8 +- opcodes/i386-opc.tbl | 90 +- opcodes/i386-tbl.h | 25959 +++++++++---------- opcodes/riscv-dis.c | 2 +- opcodes/riscv-opc.c | 126 +- 91 files changed, 29444 insertions(+), 14574 deletions(-) create mode 100644 gas/testsuite/gas/i386/arch-dflt.l create mode 100644 gas/testsuite/gas/i386/arch-dflt.s create mode 100644 gas/testsuite/gas/i386/arch-stk.l create mode 100644 gas/testsuite/gas/i386/arch-stk.s create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.d create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.e create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.s create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s create mode 100644 gas/testsuite/gas/riscv/zfinx-dis-numeric.d create mode 100644 gas/testsuite/gas/riscv/zfinx-dis-numeric.s rename gas/testsuite/gas/riscv/{fp-zhinx-insns.d => zhinx.d} (81%) rename gas/testsuite/gas/riscv/{fp-zhinx-insns.s => zhinx.s} (85%) create mode 100644 gdb/testsuite/gdb.cp/pointer-to-member.cc create mode 100644 gdb/testsuite/gdb.cp/pointer-to-member.exp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-norov-allmodconfig updated (a03d3b57 -> 188f2a92)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-norov-allmodconfig in repository toolchain/ci/base-artifacts. discards a03d3b57 0: update: binutils-gcc-linux-qemu: 33 new 188f2a92 0: update: binutils-gcc-linux-qemu: 33 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a03d3b57) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-no [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1652 -> 1688 bytes 02-prepare_abe/console.log.xz | Bin 2740 -> 2744 bytes 03-build_abe-binutils/console.log.xz | Bin 30136 -> 32524 bytes 04-build_abe-stage1/console.log.xz | Bin 90996 -> 91880 bytes 05-build_abe-qemu/console.log.xz | Bin 32820 -> 32004 bytes 06-build_linux/console.log.xz | Bin 5240 -> 5212 bytes 08-check_regression/console.log.xz | Bin 432 -> 476 bytes 09-update_baseline/console.log | 33 ++++++++++++++++++++++----------- jenkins/manifest.sh | 18 +++++++++--------- 9 files changed, 31 insertions(+), 20 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (e5a9d603178 -> d89fa97ff31)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/gcc. from e5a9d603178 Speed up LC SSA rewrite adds 1e1fdb729d9 Speed up LC SSA rewrite more adds c1b1c4e58bd testsuite: Fix incorrect -mfloat128-type option adds 8bc24394376 target/106219 - proprly mark builtins pure via ix86_add_new [...] adds 99831ceb872 Adjust 'libgomp.c-c++-common/requires-3.c' adds 5647e2c3853 Enhance 'libgomp.c-c++-common/requires-4.c', 'libgomp.c-c++ [...] adds 9ef714539cb Fix Intel MIC 'mkoffload' for OpenMP 'requires' adds 9fc61fc8da9 Speedup update-ssa some more new d89fa97ff31 lto-plugin: use locking only for selected targets The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/i386/i386-builtins.cc | 2 + gcc/config/i386/intelmic-mkoffload.cc | 56 +++++++++++++++++----- gcc/testsuite/g++.dg/pr106219.C | 31 ++++++++++++ .../gcc.target/powerpc/ppc-fortran/pr80108-1.f90 | 2 +- gcc/tree-into-ssa.cc | 36 +++++++------- gcc/tree-ssa-loop-manip.cc | 30 ++++++++---- libgomp/target.c | 4 ++ libgomp/testsuite/lib/libgomp.exp | 5 ++ .../testsuite/libgomp.c-c++-common/requires-1.c | 2 +- .../testsuite/libgomp.c-c++-common/requires-3.c | 2 +- .../testsuite/libgomp.c-c++-common/requires-4.c | 21 ++++++-- .../testsuite/libgomp.c-c++-common/requires-5.c | 22 ++++++--- .../testsuite/libgomp.c-c++-common/requires-7.c | 2 +- libgomp/testsuite/libgomp.fortran/requires-1.f90 | 2 +- lto-plugin/config.h.in | 4 +- lto-plugin/configure | 21 ++++++-- lto-plugin/configure.ac | 17 ++++++- lto-plugin/lto-plugin.c | 29 +++++++---- 18 files changed, 216 insertions(+), 72 deletions(-) create mode 100644 gcc/testsuite/g++.dg/pr106219.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (1bb1f55d64 -> c0abbd96b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/binutils-gdb. from 1bb1f55d64 gprofng: adjust GPROFNG_VARIANT adds 045f385d9a RISC-V: Added Zfhmin and Zhinxmin. adds 88de583569 gdb: LoongArch: Implement the push_dummy_call gdbarch method adds 309e147fbd GDB/testsuite: Add coverage for `print -elements' command adds 83f477f25a gdb: LoongArch: Fix typos in code comments adds a2a176c46b Fix pedantically invalid DWARF in gdb.trace/unavailable-dwar [...] new c0abbd96b4 gdb: fix {rs6000_nat_target,aix_thread_target}::wait to not [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/elfxx-riscv.c | 97 ++-- .../gas/riscv/zfhmin-d-insn-class-fail-1.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-1.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-2.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-2.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-3.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-3.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-4.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-4.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-5.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-5.l | 2 + gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s | 4 + .../gas/riscv/{fp-zhinx-insns.d => zhinx.d} | 35 +- .../gas/riscv/{fp-zhinx-insns.s => zhinx.s} | 32 +- gdb/aix-thread.c | 59 +- gdb/loongarch-tdep.c | 596 +++++++++++++++++++++ gdb/loongarch-tdep.h | 2 + gdb/rs6000-aix-nat.c | 7 +- gdb/testsuite/gdb.base/printcmds.exp | 9 + .../gdb.trace/unavailable-dwarf-piece.exp | 4 +- include/opcode/riscv.h | 7 +- opcodes/riscv-opc.c | 126 ++--- 22 files changed, 823 insertions(+), 180 deletions(-) create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s rename gas/testsuite/gas/riscv/{fp-zhinx-insns.d => zhinx.d} (82%) rename gas/testsuite/gas/riscv/{fp-zhinx-insns.s => zhinx.s} (85%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (580cf72e -> 6b91cc49)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/base-artifacts. discards 580cf72e 0: update: binutils-gcc: 2 new 6b91cc49 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (580cf72e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1620 -> 1564 bytes 02-prepare_abe/console.log.xz | Bin 2720 -> 2696 bytes 04-build_abe-binutils/console.log.xz | Bin 38688 -> 39872 bytes 05-build_abe-bootstrap/console.log.xz | Bin 272776 -> 271496 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 37 ---------------------------------- jenkins/manifest.sh | 12 +++++------ 7 files changed, 6 insertions(+), 43 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-norov-defconfig updated (dc969061c68e -> 11950efe0682)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-norov-defconfig in repository toolchain/ci/llvm-project. from dc969061c68e [SimplifyCFG] Thread all predecessors with same value at once adds 9fbf1107cc76 [pseudo] Eliminate LRTable::Action. NFC adds 8cd79bc12c36 [AMDGPU][GlobalISel] Support register offsets for SMRDs. adds 4696a33dfaef [AMDGPU][NFC] Refine matching SMRD offsets. adds 70c0d92930b2 [pseudo] Use the prebuilt cxx grammar for the lit tests, NFC. adds 6e2058e58832 [Compiler-RT] Remove FlushViewOfFile call when unmapping [...] adds e4d1d0cc2c9c [SCEV] Fix isImpliedViaMerge() with values from previous i [...] adds b27d6ffe4e4a [RuntimeDyld] Fix R_AARCH64_TSTBR14 relocation adds d26344731128 [pseudo] Fix the build for the benchmark tool. adds d1af09ad9617 [AMDGPU] gfx11 Generate VOPD Instructions adds f10d271ae27f [clang][dataflow] Handle null pointers of type std::nullptr_t adds 935570b2ad80 [ConstExpr] Don't create div/rem expressions adds 9ab67cc8bfe7 [pseudo] Implement guard extension. adds cccc03df3c17 [gn build] Port d1af09ad9617 adds cc6462a475e2 [mlir][tensor][bufferize][NFC] Clean up test case adds 0483c91eee9e [AMDGPU] gfx11 CodeGen for new DPP instructions adds 6c3c5f8069d9 [mlir][memref] Improve type inference for rank-reducing subviews adds a4772cbaf0dc Revert "[SimplifyCFG] Thread branches on same condition in [...] adds fb0654ced388 [mlir][interfaces][NFC] Remove ViewLikeInterface::expandToRank adds 58809a1eb1af [mlir][memref][NFC] Silence compiler warnings adds c35a6454b1af [BUILD] Add missed CMakeLists.txt change from dfb77f2 adds 12fd00ee1777 [AMDGPU] Add patterns for GFX11 v_minmax and v_maxmin inst [...] adds ed3b040b54f4 [MLIR][Presburger] Rename attachments to identifiers in Pr [...] adds e7a0fa4df00c [DAG] foldAddSubOfSignBit - don't bother creating the new [...] adds 7068c843d254 [DAG] visitREM - use isAllOnesOrAllOnesSplat instead of is [...] adds 988d4f576fdf Revert "[mlir][sparse] add more unittest cases to sparse d [...] adds e70ea18e2fde [Assembler] Name globals in test (NFC) adds 5493f8fc59ca [VectorCombine] Improve shuffle select shuffle-of-shuffles adds 07b185ed8157 [Thumb2] Remove unneeded IR from MIR test (NFC) adds 4dbc2876cff2 [AMDGPU] GFX11 trivial NFC tweaks adds a2158374ba1a [mlir][LLVMIR] Apply CallOp/CallableInterface on suitable [...] adds b8dbc6ffea93 [HLSL] Add ExternalSemaSource & vector alias adds dbf6ab5ef9ae [LSR] Fix bug for optimizing unused IVs to final values adds 7b1ff859feaa [gn build] Port b8dbc6ffea93 adds 5d7fa481cf4d [analyzer] Do not emit redundant SymbolCasts adds 2df120784af4 [analyzer] Fix assertion in simplifySymbolCast adds f51c47d98791 Revert "[lldb/test] Don't use preexec_fn for launching inferiors" adds 3f58177d7ffa [llvm-lib] Ignore /NODEFAULTLIB flag adds 0bb1bf1b1761 [LinkerWrapper] Add AMDGPU specific options to the LLD invocation adds f2beca908d4e [mlir][tblgen] Consistently use `$_ctxt` instead of `$_ctx` adds b170d856a3a3 [SimplifyCFG] Skip hoisting common instructions that retur [...] adds a0468a56f09b [InstCombine] add tests for sqrt libcalls; NFC adds 1562b1dcb978 [InstCombine] avoid conflict between CHECK prefix and valu [...] adds 312116748890 [pseudo] Add error-recovery framework & brace-based recovery adds d27d0a673c64 [Libomptarget][NFC] Make Libomptarget use the LLVM naming [...] adds 1d27faa5fec0 [AMDGPU] NFC. Add a test of the error message for assembli [...] adds 3ff319c69047 [PowerPC] PPCTLSDynamicCall does not preserve LiveIntervals adds c15bcad2f9c3 [RISCV] Update PreprocessISelDAG to use RemoveDeadNodes. adds a1cd3f49b680 [RISCV] Use a switch statement in PreprocessISelDAG. NFC adds ac3e26bcffa2 [RISCV] Add more SHXADD tests. NFC adds 05130a6ba7d9 new clang-tidy checker for assignments within condition cl [...] adds 6bb17d7fac6d [gn build] Port 05130a6ba7d9 adds 40af95d80bcb [clang-tools-extra] Fix a link in ReleaseNotes.rst adds 5cca2ef3c35a [LLDB] Remove TestLoadUnload.py Arm/Linux Xfail decorator adds a6e63e35ede4 [NFC][HLSL] Add tests for vector alias. Remove dead code. adds bb9b30ffbe7c [LLDB] Remove TestLoadUnload.py Arm/Linux Xfail decorator adds f553287b5889 [RISCV][Driver] Add libm linking to `RISCVToolchain` for C++ adds 9b1cf2e2b2a8 Fix running orc-rt tests with LLVM_BUILD_EXTERNAL_COMPILER [...] adds b97013fd6097 [AArch64][GlobalISel] Add support for sret demotion. adds 43d5c4d5394e [OpenMP] add 4 custom APIs supporting MSVC OMP codegen adds ab9cdf09f4f0 [mlir:Parser] Don't use strings for the "ugly" form of Att [...] adds 088bb8a328e0 [RISCV] Add more SHXADD patterns where the input is (and ( [...] adds ea8b811bf800 [lldb/Core] Fix finite progress event reporting adds 18e4674ea6fe [Sanitizer][Darwin] Fix log-path_test.cpp adds 92edd74b37c7 Allow non-variadic functions to be attributed with `__attr [...] adds db3013d684dd [mlir] Silence warnings when building with Clang ToT adds 18f230a89aa2 [Clang] Silence warning when building with MSVC 2022 adds 0880b9d52620 [Clang][unittests] Silence trucation warning with MSVC 2022 adds cf74b7ec80a8 [mlir][Vector] Fold InsertOp(SplatOp(X), SplatOp(X)) to Sp [...] adds 8ccc7e0aa461 [WebAssembly][NFC] Refactor table handling in WebAssembly: [...] adds 4dc46a174bf7 Revert "[WebAssembly][NFC] Refactor table handling in WebA [...] adds 484b4f357980 [WebAssembly][NFC] Refactor table handling in WebAssembly: [...] adds 35155a071678 [BOLT] Change mutex implementation adds 8bc5e7ac519f [AMDGPU] Additional liveness tests for si-optimize-exec-ma [...] adds e0612c91cd16 [ELF] Optimize getInputSections. NFC adds 3decc2f04d63 [mlir][Bazel] Fix Bazel build after a2158374ba1a6f81f4cce3 [...] adds 5b1ec705904a [LoongArch] Support lowering FrameIndex adds 9936d732cd17 [PowerPC] Simplify test for PR33636 (NFC) adds c2d1d9f942a4 [LoongArch] Implement prologue/epilogue insertion adds 02b38ba8aa6e [ConstFold] Salvage some div/rem folding test (NFC) adds 11950efe0682 [ConstExpr] Remove div/rem constant expressions No new revisions were added by this update. Summary of changes: bolt/runtime/common.h | 9 +- .../bugprone/AssignmentInIfConditionCheck.cpp | 49 + .../bugprone/AssignmentInIfConditionCheck.h | 34 + .../clang-tidy/bugprone/BugproneTidyModule.cpp | 21 +- .../clang-tidy/bugprone/CMakeLists.txt | 1 + clang-tools-extra/docs/ReleaseNotes.rst | 5 + .../checks/bugprone/assignment-in-if-condition.rst | 23 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 1 + clang-tools-extra/pseudo/benchmarks/Benchmark.cpp | 9 +- clang-tools-extra/pseudo/fuzzer/Fuzzer.cpp | 5 +- clang-tools-extra/pseudo/gen/Main.cpp | 18 + .../pseudo/include/clang-pseudo/GLR.h | 37 +- .../pseudo/include/clang-pseudo/Language.h | 16 + .../pseudo/include/clang-pseudo/cxx/CXX.h | 6 + .../pseudo/include/clang-pseudo/grammar/Grammar.h | 15 +- .../pseudo/include/clang-pseudo/grammar/LRGraph.h | 17 +- .../pseudo/include/clang-pseudo/grammar/LRTable.h | 112 +- clang-tools-extra/pseudo/lib/GLR.cpp | 303 +++- clang-tools-extra/pseudo/lib/cli/CLI.cpp | 4 +- clang-tools-extra/pseudo/lib/cxx/CMakeLists.txt | 1 + clang-tools-extra/pseudo/lib/cxx/CXX.cpp | 27 +- clang-tools-extra/pseudo/lib/cxx/cxx.bnf | 4 +- clang-tools-extra/pseudo/lib/grammar/Grammar.cpp | 7 +- .../pseudo/lib/grammar/GrammarBNF.cpp | 11 + clang-tools-extra/pseudo/lib/grammar/LRGraph.cpp | 37 +- clang-tools-extra/pseudo/lib/grammar/LRTable.cpp | 13 - .../pseudo/lib/grammar/LRTableBuild.cpp | 158 +- clang-tools-extra/pseudo/test/cxx/capture-list.cpp | 2 +- .../pseudo/test/cxx/contextual-keywords.cpp | 9 + .../pseudo/test/cxx/declarator-function.cpp | 2 +- .../pseudo/test/cxx/declarator-var.cpp | 2 +- .../pseudo/test/cxx/empty-member-spec.cpp | 4 +- clang-tools-extra/pseudo/test/cxx/keyword.cpp | 2 +- .../pseudo/test/cxx/mixed-designator.cpp | 2 +- .../pseudo/test/cxx/parameter-decl-clause.cpp | 2 +- .../pseudo/test/cxx/predefined-identifier.cpp | 2 +- .../pseudo/test/cxx/recovery-init-list.cpp | 13 + .../test/cxx/template-empty-type-parameter.cpp | 2 +- .../pseudo/test/cxx/unsized-array.cpp | 2 +- clang-tools-extra/pseudo/tool/ClangPseudo.cpp | 5 +- clang-tools-extra/pseudo/unittests/GLRTest.cpp | 311 +++- clang-tools-extra/pseudo/unittests/LRTableTest.cpp | 20 +- .../bugprone-assignment-in-if-condition.cpp | 103 ++ clang/docs/ReleaseNotes.rst | 4 + .../FlowSensitive/DataflowAnalysisContext.h | 15 +- clang/include/clang/Analysis/SelectorExtras.h | 2 +- clang/include/clang/Basic/AttrDocs.td | 25 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 +- clang/include/clang/Sema/HLSLExternalSemaSource.h | 41 + clang/include/clang/Sema/Sema.h | 35 +- clang/lib/AST/FormatString.cpp | 6 + .../FlowSensitive/DataflowAnalysisContext.cpp | 8 +- clang/lib/Driver/ToolChains/RISCVToolchain.cpp | 7 +- clang/lib/Frontend/FrontendAction.cpp | 8 + clang/lib/Headers/hlsl/hlsl_basic_types.h | 54 +- clang/lib/Sema/CMakeLists.txt | 1 + clang/lib/Sema/HLSLExternalSemaSource.cpp | 96 + clang/lib/Sema/SemaChecking.cpp | 335 ++-- clang/lib/Sema/SemaDeclAttr.cpp | 8 +- clang/lib/StaticAnalyzer/Core/SValBuilder.cpp | 6 + clang/runtime/CMakeLists.txt | 2 +- clang/test/AST/HLSL/vector-alias.hlsl | 53 + clang/test/Analysis/produce-symbolcast_x86.cpp | 9 + clang/test/Analysis/symbolcast-floatingpoint.cpp | 24 + clang/test/CodeGenCUDA/managed-var.cu | 6 +- clang/test/CodeGenObjC/exceptions.m | 15 +- clang/test/CodeGenObjCXX/exceptions-legacy.mm | 11 +- clang/test/Driver/linker-wrapper.c | 4 +- clang/test/Driver/riscv32-toolchain.c | 4 +- clang/test/Driver/riscv64-toolchain.c | 4 +- clang/test/OpenMP/target_data_codegen.cpp | 3 +- clang/test/OpenMP/target_enter_data_codegen.cpp | 3 +- .../OpenMP/target_enter_data_depend_codegen.cpp | 3 +- clang/test/OpenMP/target_exit_data_codegen.cpp | 3 +- .../OpenMP/target_exit_data_depend_codegen.cpp | 3 +- clang/test/OpenMP/target_update_codegen.cpp | 3 +- clang/test/OpenMP/target_update_depend_codegen.cpp | 3 +- clang/test/Sema/attr-format.c | 79 +- clang/test/Sema/format-strings.c | 1 + clang/test/SemaCXX/attr-format.cpp | 51 +- clang/test/SemaHLSL/BuiltIns/vector-errors.hlsl | 30 + .../clang-linker-wrapper/ClangLinkerWrapper.cpp | 9 +- .../Analysis/FlowSensitive/TransferTest.cpp | 12 + clang/unittests/StaticAnalyzer/RangeSetTest.cpp | 10 + compiler-rt/lib/profile/GCDAProfiling.c | 11 +- .../sanitizer_common/sanitizer_procmaps_mac.cpp | 8 +- flang/lib/Optimizer/Dialect/FIRType.cpp | 7 +- lld/ELF/OutputSections.cpp | 30 +- lld/ELF/OutputSections.h | 4 +- lld/ELF/Writer.cpp | 8 +- lld/test/CMakeLists.txt | 1 + .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 1 + lldb/source/Core/Debugger.cpp | 15 +- .../functionalities/load_unload/TestLoadUnload.py | 2 - .../{attach-wait => }/TestGdbRemoteAttachWait.py | 16 +- .../API/tools/lldb-server/attach-wait/Makefile | 1 - .../API/tools/lldb-server/attach-wait/main.cpp | 8 - .../API/tools/lldb-server/attach-wait/shim.cpp | 9 - llvm/bindings/go/llvm/ir.go | 5 - llvm/bindings/ocaml/llvm/llvm.ml | 5 - llvm/bindings/ocaml/llvm/llvm.mli | 25 - llvm/docs/ReleaseNotes.rst | 10 + llvm/include/llvm-c/Core.h | 6 - llvm/include/llvm/Analysis/TargetFolder.h | 32 +- llvm/include/llvm/IR/ConstantFolder.h | 31 +- llvm/include/llvm/IR/Constants.h | 20 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 8 +- llvm/lib/Analysis/ConstantFolding.cpp | 5 +- llvm/lib/Analysis/ScalarEvolution.cpp | 11 +- llvm/lib/AsmParser/LLParser.cpp | 12 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 3 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 15 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +- llvm/lib/IR/ConstantFold.cpp | 27 +- llvm/lib/IR/Constants.cpp | 117 +- llvm/lib/IR/Core.cpp | 32 - .../Target/AArch64/GISel/AArch64CallLowering.cpp | 29 +- .../lib/Target/AArch64/GISel/AArch64CallLowering.h | 4 + llvm/lib/Target/AMDGPU/AMDGPU.h | 3 + llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 53 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h | 8 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 43 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 13 + llvm/lib/Target/AMDGPU/CMakeLists.txt | 2 + llvm/lib/Target/AMDGPU/GCNCreateVOPD.cpp | 175 ++ llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 127 +- llvm/lib/Target/AMDGPU/GCNVOPDUtils.cpp | 212 +++ llvm/lib/Target/AMDGPU/GCNVOPDUtils.h | 32 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 12 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 3 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 63 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 29 + .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 15 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 34 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 14 + llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/AMDGPU/VOPCInstructions.td | 2 - llvm/lib/Target/AMDGPU/VOPInstructions.td | 6 +- .../Target/LoongArch/LoongArchFrameLowering.cpp | 172 +- llvm/lib/Target/LoongArch/LoongArchFrameLowering.h | 12 + .../lib/Target/LoongArch/LoongArchISelDAGToDAG.cpp | 23 +- llvm/lib/Target/LoongArch/LoongArchISelDAGToDAG.h | 2 + llvm/lib/Target/LoongArch/LoongArchInstrInfo.td | 16 +- llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp | 20 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 204 ++- .../WebAssembly/Utils/WebAssemblyTypeUtilities.cpp | 27 +- llvm/lib/ToolDrivers/llvm-lib/Options.td | 2 + .../Transforms/InstCombine/InstCombineCalls.cpp | 5 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 19 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 25 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 51 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 31 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 170 +- .../ScalarEvolution/ptrtoint-constantexpr-loop.ll | 8 +- llvm/test/Assembler/ConstantExprFold.ll | 66 +- llvm/test/Assembler/flags.ll | 15 - llvm/test/Bindings/OCaml/core.ml | 10 - .../GlobalISel/call-lowering-sret-demotion.ll | 119 ++ llvm/test/CodeGen/AArch64/arm64-andCmpBrToTBZ.ll | 2 +- .../AMDGPU/GlobalISel/inst-select-load-smrd.mir | 22 + .../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 2 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.2d.ll | 28 +- .../llvm.amdgcn.image.load.2darraymsaa.a16.ll | 2 +- .../llvm.amdgcn.image.load.2darraymsaa.ll | 34 +- .../GlobalISel/llvm.amdgcn.image.load.3d.a16.ll | 20 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.3d.ll | 38 +- .../GlobalISel/llvm.amdgcn.image.sample.g16.ll | 2 +- .../GlobalISel/llvm.amdgcn.image.store.2d.ll | 3 +- .../AMDGPU/GlobalISel/llvm.amdgcn.interp.inreg.ll | 5 +- .../AMDGPU/GlobalISel/llvm.amdgcn.intersect_ray.ll | 108 +- .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 25 + .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 28 + llvm/test/CodeGen/AMDGPU/GlobalISel/saddsat.ll | 491 ++++-- llvm/test/CodeGen/AMDGPU/GlobalISel/ssubsat.ll | 637 ++++--- llvm/test/CodeGen/AMDGPU/GlobalISel/uaddsat.ll | 155 +- llvm/test/CodeGen/AMDGPU/GlobalISel/usubsat.ll | 147 +- .../CodeGen/AMDGPU/amdgcn-load-offset-from-reg.ll | 4 + .../AMDGPU/atomic_optimizations_local_pointer.ll | 36 +- llvm/test/CodeGen/AMDGPU/build_vector.ll | 2 +- llvm/test/CodeGen/AMDGPU/clamp.ll | 34 +- llvm/test/CodeGen/AMDGPU/cluster_stores.ll | 51 +- llvm/test/CodeGen/AMDGPU/dpp64_combine.ll | 19 +- llvm/test/CodeGen/AMDGPU/dpp_combine.ll | 7 +- llvm/test/CodeGen/AMDGPU/dpp_combine_gfx11.mir | 810 +++++++++ .../CodeGen/AMDGPU/dual-source-blend-export.ll | 14 +- llvm/test/CodeGen/AMDGPU/flat-scratch-svs.ll | 99 +- llvm/test/CodeGen/AMDGPU/flat-scratch.ll | 170 +- .../CodeGen/AMDGPU/gfx11-user-sgpr-init16-bug.ll | 8 +- llvm/test/CodeGen/AMDGPU/llc-pipeline.ll | 4 + .../AMDGPU/llvm.amdgcn.ds.ordered.add.gfx11.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.fdot2.f32.bf16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.dim.ll | 192 +- .../AMDGPU/llvm.amdgcn.image.sample.a16.dim.ll | 2 +- .../AMDGPU/llvm.amdgcn.image.sample.d16.dim.ll | 112 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.sample.dim.ll | 134 +- .../AMDGPU/llvm.amdgcn.image.sample.g16.encode.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.sample.g16.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.interp.inreg.ll | 5 +- .../CodeGen/AMDGPU/llvm.amdgcn.intersect_ray.ll | 68 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 1 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp8.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane64.ll | 8 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.rtn.ll | 36 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.update.dpp.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.mulo.ll | 47 +- llvm/test/CodeGen/AMDGPU/mad_64_32.ll | 49 +- llvm/test/CodeGen/AMDGPU/mad_u64_u32.ll | 30 +- .../CodeGen/AMDGPU/memory-legalizer-flat-agent.ll | 960 ++++------ .../AMDGPU/memory-legalizer-flat-nontemporal.ll | 40 +- .../AMDGPU/memory-legalizer-flat-singlethread.ll | 960 ++++------ .../CodeGen/AMDGPU/memory-legalizer-flat-system.ll | 960 ++++------ .../AMDGPU/memory-legalizer-flat-volatile.ll | 58 +- .../AMDGPU/memory-legalizer-flat-wavefront.ll | 948 ++++------ .../AMDGPU/memory-legalizer-flat-workgroup.ll | 912 ++++------ .../AMDGPU/memory-legalizer-global-agent.ll | 498 ++---- .../AMDGPU/memory-legalizer-global-nontemporal.ll | 24 +- .../AMDGPU/memory-legalizer-global-singlethread.ll | 504 ++---- .../AMDGPU/memory-legalizer-global-system.ll | 474 ++--- .../AMDGPU/memory-legalizer-global-volatile.ll | 24 +- .../AMDGPU/memory-legalizer-global-wavefront.ll | 504 ++---- .../AMDGPU/memory-legalizer-global-workgroup.ll | 504 ++---- .../CodeGen/AMDGPU/memory-legalizer-local-agent.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-nontemporal.ll | 12 +- .../AMDGPU/memory-legalizer-local-singlethread.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-system.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-volatile.ll | 24 +- .../AMDGPU/memory-legalizer-local-wavefront.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-workgroup.ll | 552 ++---- .../AMDGPU/memory-legalizer-private-nontemporal.ll | 12 +- .../AMDGPU/memory-legalizer-private-volatile.ll | 12 +- llvm/test/CodeGen/AMDGPU/minmax.ll | 422 +++++ .../opt-exec-masking-pre-ra-update-liveness.mir | 215 ++- llvm/test/CodeGen/AMDGPU/verify-vopd.mir | 11 + llvm/test/CodeGen/AMDGPU/vopc_dpp.mir | 68 + llvm/test/CodeGen/AMDGPU/vopd-combine.mir | 543 ++++++ llvm/test/CodeGen/AMDGPU/wqm-gfx11.ll | 8 +- llvm/test/CodeGen/LoongArch/frame.ll | 29 + llvm/test/CodeGen/LoongArch/ir-instruction/call.ll | 15 +- llvm/test/CodeGen/PowerPC/PR33636.ll | 706 +------- llvm/test/CodeGen/PowerPC/tls-crash.mir | 25 + llvm/test/CodeGen/RISCV/rv64zba.ll | 105 ++ .../CodeGen/Thumb2/constant-islands-cbzundef.mir | 30 +- llvm/test/CodeGen/X86/critical-edge-split-2.ll | 40 - llvm/test/CodeGen/X86/nonconst-static-div.ll | 12 - llvm/test/CodeGen/X86/pr33396.ll | 27 - .../test/CodeGen/X86/pr49839-trapping-aggregate.ll | 33 - llvm/test/CodeGen/X86/selectiondag-dominator.ll | 30 - .../RuntimeDyld/AArch64/ELF_ARM64_TSTBR14.s | 14 + llvm/test/MC/AMDGPU/gfx11-flat-errs.s | 4 + llvm/test/Transforms/GVNSink/sink-common-code.ll | 2 +- .../test/Transforms/GlobalOpt/constant-can-trap.ll | 87 - .../GlobalOpt/ctor-list-opt-constexpr.ll | 2 +- llvm/test/Transforms/IRCE/decrementing-loop.ll | 11 +- llvm/test/Transforms/IndVarSimplify/pr56242.ll | 6 +- .../Transforms/InstCombine/indexed-gep-compares.ll | 30 - llvm/test/Transforms/InstCombine/not-add.ll | 6 +- llvm/test/Transforms/InstCombine/pow-4.ll | 35 +- llvm/test/Transforms/InstCombine/sqrt.ll | 41 +- .../InstSimplify/ConstProp/2007-02-23-sdiv.ll | 5 - .../ConstProp/2009-06-20-constexpr-zero-lhs.ll | 4 - .../InstSimplify/ConstProp/constant-expr.ll | 9 - llvm/test/Transforms/InstSimplify/div.ll | 108 ++ llvm/test/Transforms/InstSimplify/phi.ll | 64 - .../LoopStrengthReduce/remove_scev_indvars.ll | 36 + .../LoopVectorize/X86/masked_load_store.ll | 68 - .../test/Transforms/LoopVectorize/if-conversion.ll | 57 - .../Transforms/SimplifyCFG/2006-10-19-UncondDiv.ll | 29 - .../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 171 -- llvm/test/Transforms/SimplifyCFG/PR16069.ll | 33 - llvm/test/Transforms/SimplifyCFG/PR17073.ll | 98 -- .../Transforms/SimplifyCFG/X86/sink-common-code.ll | 4 +- .../Transforms/SimplifyCFG/hoist-skip-token.ll | 39 + llvm/test/Transforms/SimplifyCFG/jump-threading.ll | 80 +- llvm/test/Transforms/SimplifyCFG/pr55765.ll | 21 +- llvm/test/Transforms/SimplifyCFG/wc-widen-block.ll | 11 +- .../VectorCombine/AArch64/select-shuffle.ll | 344 ++-- llvm/unittests/Analysis/ValueTrackingTest.cpp | 14 - llvm/unittests/IR/ConstantsTest.cpp | 25 +- .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 2 + mlir/docs/AttributesAndTypes.md | 4 +- mlir/docs/LangRef.md | 104 +- .../mlir/Analysis/Presburger/PresburgerSpace.h | 117 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 1 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 16 +- mlir/include/mlir/Dialect/MemRef/IR/MemRefOps.td | 12 +- mlir/include/mlir/ExecutionEngine/MemRefUtils.h | 2 +- mlir/include/mlir/IR/AttrTypeBase.td | 2 +- mlir/include/mlir/IR/OpBase.td | 2 +- mlir/include/mlir/Interfaces/ViewLikeInterface.td | 15 +- mlir/include/mlir/Tools/PDLL/ODS/Operation.h | 1 + mlir/lib/Analysis/Presburger/PresburgerSpace.cpp | 49 +- .../Transforms/AllocTensorElimination.cpp | 21 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 24 + mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 47 +- mlir/lib/Dialect/MemRef/Transforms/MultiBuffer.cpp | 4 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 67 +- mlir/lib/Dialect/Vector/IR/VectorOps.cpp | 23 +- .../Transforms/VectorTransferOpTransforms.cpp | 4 +- mlir/lib/IR/AsmPrinter.cpp | 68 +- mlir/lib/Interfaces/ViewLikeInterface.cpp | 19 - mlir/lib/Parser/DialectSymbolParser.cpp | 214 +-- mlir/lib/Parser/Parser.h | 35 +- mlir/lib/Parser/ParserState.h | 26 +- mlir/test/Dialect/EmitC/types.mlir | 12 +- mlir/test/Dialect/GPU/invalid.mlir | 4 +- mlir/test/Dialect/LLVMIR/callgraph.mlir | 93 + mlir/test/Dialect/OpenACC/ops.mlir | 20 +- mlir/test/Dialect/OpenMP/ops.mlir | 10 +- mlir/test/Dialect/Quant/parse-any-invalid.mlir | 4 +- .../Dialect/Quant/parse-calibrated-invalid.mlir | 4 +- mlir/test/Dialect/Quant/parse-uniform-invalid.mlir | 4 +- mlir/test/Dialect/Tensor/bufferize.mlir | 129 +- mlir/test/Dialect/Tensor/one-shot-bufferize.mlir | 24 + mlir/test/Dialect/Vector/canonicalize.mlir | 13 + mlir/test/IR/enum-attr-invalid.mlir | 2 +- mlir/test/IR/enum-attr-roundtrip.mlir | 12 +- mlir/test/IR/invalid.mlir | 9 +- mlir/test/IR/parser.mlir | 30 +- mlir/test/Target/Cpp/types.mlir | 12 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 2 +- .../mlir-tblgen/attr-or-type-format-roundtrip.mlir | 8 +- mlir/test/mlir-tblgen/attr-or-type-format.mlir | 18 +- mlir/test/mlir-tblgen/testdialect-attrdefs.mlir | 4 +- mlir/test/python/ir/attributes.py | 2 +- mlir/tools/mlir-tblgen/AttrOrTypeFormatGen.cpp | 4 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 2 +- .../Analysis/Presburger/PresburgerSpaceTest.cpp | 52 +- mlir/unittests/Dialect/MemRef/InferShapeTest.cpp | 6 +- mlir/unittests/Dialect/SparseTensor/MergerTest.cpp | 456 +---- openmp/libomptarget/include/device.h | 22 +- openmp/libomptarget/include/omptarget.h | 235 ++- openmp/libomptarget/include/omptargetplugin.h | 4 +- openmp/libomptarget/include/rtl.h | 16 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 1833 ++++++++++---------- .../plugins/common/elf_common/elf_common.cpp | 16 +- .../plugins/common/elf_common/elf_common.h | 4 +- openmp/libomptarget/plugins/cuda/src/rtl.cpp | 328 ++-- .../plugins/generic-elf-64bit/src/rtl.cpp | 224 +-- openmp/libomptarget/src/api.cpp | 240 +-- openmp/libomptarget/src/device.cpp | 163 +- openmp/libomptarget/src/interface.cpp | 491 +++--- openmp/libomptarget/src/interop.cpp | 206 +-- openmp/libomptarget/src/omptarget.cpp | 305 ++-- openmp/libomptarget/src/private.h | 72 +- openmp/libomptarget/src/rtl.cpp | 217 ++- openmp/runtime/src/dllexports | 7 + openmp/runtime/src/kmp.h | 8 + openmp/runtime/src/kmp_csupport.cpp | 57 +- openmp/runtime/src/kmp_dispatch.cpp | 213 +++ utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 2 + 355 files changed, 14674 insertions(+), 14308 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/bugprone/AssignmentInIfConditionCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/bugprone/AssignmentInIfConditionCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone/assignment-in [...] create mode 100644 clang-tools-extra/pseudo/test/cxx/contextual-keywords.cpp create mode 100644 clang-tools-extra/pseudo/test/cxx/recovery-init-list.cpp create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-assignment- [...] create mode 100644 clang/include/clang/Sema/HLSLExternalSemaSource.h create mode 100644 clang/lib/Sema/HLSLExternalSemaSource.cpp create mode 100644 clang/test/AST/HLSL/vector-alias.hlsl create mode 100644 clang/test/Analysis/symbolcast-floatingpoint.cpp create mode 100644 clang/test/SemaHLSL/BuiltIns/vector-errors.hlsl rename lldb/test/API/tools/lldb-server/{attach-wait => }/TestGdbRemoteAttachWait.py (80%) delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/Makefile delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/main.cpp delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/shim.cpp create mode 100644 llvm/lib/Target/AMDGPU/GCNCreateVOPD.cpp create mode 100644 llvm/lib/Target/AMDGPU/GCNVOPDUtils.cpp create mode 100644 llvm/lib/Target/AMDGPU/GCNVOPDUtils.h create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/call-lowering-sret-demotion.ll create mode 100644 llvm/test/CodeGen/AMDGPU/dpp_combine_gfx11.mir create mode 100644 llvm/test/CodeGen/AMDGPU/minmax.ll create mode 100644 llvm/test/CodeGen/AMDGPU/verify-vopd.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vopc_dpp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vopd-combine.mir create mode 100644 llvm/test/CodeGen/LoongArch/frame.ll create mode 100644 llvm/test/CodeGen/PowerPC/tls-crash.mir delete mode 100644 llvm/test/CodeGen/X86/critical-edge-split-2.ll delete mode 100644 llvm/test/CodeGen/X86/nonconst-static-div.ll delete mode 100644 llvm/test/CodeGen/X86/pr33396.ll delete mode 100644 llvm/test/CodeGen/X86/pr49839-trapping-aggregate.ll delete mode 100644 llvm/test/CodeGen/X86/selectiondag-dominator.ll create mode 100644 llvm/test/ExecutionEngine/RuntimeDyld/AArch64/ELF_ARM64_TSTBR14.s delete mode 100644 llvm/test/Transforms/GlobalOpt/constant-can-trap.ll delete mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/2007-02-23-sdiv.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/2006-10-19-UncondDiv.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/ConditionalTrappingConstantExpr.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/PR16069.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/PR17073.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/hoist-skip-token.ll create mode 100644 mlir/test/Dialect/LLVMIR/callgraph.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-norov-defconfig updated (bb5f78b6 -> 7dc02b2b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-norov-defconfig in repository toolchain/ci/base-artifacts. from bb5f78b6 1: reset: llvm-dc969061c68e62328607d68215ed8b9ef4a1e4b1: 7318 new 7dc02b2b 2: update: llvm-11950efe06822590ff3ee4048df741136c5295bd: 7318 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1616 -> 1616 bytes 02-prepare_abe/console.log.xz | Bin 2748 -> 2724 bytes 03-build_abe-binutils/console.log.xz | Bin 30420 -> 30008 bytes 04-build_kernel_llvm/console.log.xz | Bin 64200 -> 64352 bytes 05-build_abe-qemu/console.log.xz | Bin 33688 -> 34016 bytes 06-build_linux/console.log.xz | Bin 15620 -> 16272 bytes 08-check_regression/console.log.xz | Bin 1320 -> 476 bytes 08-check_regression/jira-body.txt | 2 - 08-check_regression/mail-body.txt | 41 ------------ 08-check_regression/mail-subject.txt | 1 - 08-check_regression/results.regressions | 11 ---- 08-check_regression/trigger-bisect | 2 - 09-update_baseline/console.log | 108 +++++++++++++++++++++++--------- jenkins/manifest.sh | 10 +-- mail/jira-body.txt | 5 -- mail/mail-body.txt | 44 ------------- mail/mail-subject.txt | 1 - reset-baseline | 0 results | 11 ---- 19 files changed, 83 insertions(+), 153 deletions(-) delete mode 100644 08-check_regression/jira-body.txt delete mode 100644 08-check_regression/mail-body.txt delete mode 100644 08-check_regression/mail-subject.txt delete mode 100644 08-check_regression/results.regressions delete mode 100644 08-check_regression/trigger-bisect delete mode 100644 mail/jira-body.txt delete mode 100644 mail/mail-body.txt delete mode 100644 mail/mail-subject.txt delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 updated (e35e5b6f695d -> 9f09069cde34)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 in repository toolchain/ci/linux. from e35e5b6f695d Merge tag 'xsa-5.19-tag' of git://git.kernel.org/pub/scm/l [...] adds ae8b1631561a ALSA: usb-audio: Workarounds for Behringer UMC 204/404 HD adds 6e2c9105e0b7 ALSA: usb-audio: Add quirks for MacroSilicon MS2100/MS2106 [...] adds 11bea26929a1 ALSA: hda/realtek: Add quirk for Clevo L140PU adds 4fb7c24f69c4 ALSA: usb-audio: Add quirk for Fiero SC-01 adds 2307a0e1ca0b ALSA: usb-audio: Add quirk for Fiero SC-01 (fw v1.0.0) adds 073350da0aa2 Merge tag 'v5.19-rc1' into asoc-5.19 adds 5871321fb455 ASoC: ops: Fix off by one in range control validation adds ac63716da307 ASoC: Realtek/Maxim SoundWire codecs: disable pm_runtime o [...] adds ed0a7fb29c9f ASoC: rt711-sdca-sdw: fix calibrate mutex initialization adds fe154c4ff376 ASoC: Intel: sof_sdw: handle errors on card registration adds 08bb5dc6ce02 ASoC: rt711: fix calibrate mutex initialization adds 0484271ab0ce ASoC: rt7*-sdw: harden jack_detect_handler adds ba98d7d8b60b ASoC: codecs: rt700/rt711/rt711-sdca: initialize workqueue [...] adds 40737057b48f ASoC: codecs: rt700/rt711/rt711-sdca: resume bus/codec in [...] adds ed0073bd0fcc ASoC: ak4613: cares Simple-Audio-Card case for TDM adds 08f8a93198e3 ASoC: SOF: Intel: hda-dsp: Expose hda_dsp_core_power_up() adds c31691e0d126 ASoC: SOF: Intel: hda-loader: Make sure that the fw load s [...] adds bbfef046c661 ASoC: SOF: Intel: hda-loader: Clarify the cl_dsp_init() flow adds c2d1aec3f5da ASoC: SOF: ipc3-topology: Move and correct size checks in [...] adds af2d146a8041 ASoC: Intel: avs: Fix parsing UUIDs in topology adds 12abc4d10d55 ASoC: Remove unused hw_write_t type adds 58136d93d4e2 ASoC: qdsp6: q6apm-dai: unprepare stream if its already prepared adds be6dd72edb21 ASoC: wcd9335: Remove RX channel from old list before addi [...] adds a7786cbae4b2 ASoC: wcd9335: Fix spurious event generation adds 10e7ff004792 ASoC: wcd938x: Fix event generation for some controls adds a7d9391dc3d5 MAINTAINERS: update ASoC/Intel/SOF maintainers adds 4e07479eab8a ASoC: Intel: bytcr_wm5102: Fix GPIO related probe-ordering [...] adds 427eb3e1ed53 ASoC: SOF: mediatek: Fix error code in probe adds ca7ab1dcf58d ASoC: SOF: Intel: hda: Fix compressed stream position tracking adds a933084558c6 ASoC: SOF: pm: add explicit behavior for ACPI S1 and S2 adds 9d2d46271338 ASoC: SOF: pm: add definitions for S4 and S5 states adds 391153522d18 ASoC: SOF: Intel: disable IMR boot when resuming from ACPI [...] adds a5450aba737d ASoC: rockchip: i2s: switch BCLK to GPIO adds f2c2f31f00ce MAINTAINERS: update ASoC Qualcomm maintainer email-id adds 9896c029f0df ASoC: wm_adsp: Fix event for preloader adds 0bc0ae9a5938 ASoC: wm5110: Fix DRE control adds c6a5f22f9b4f ASoC: cs35l41: Correct some control names adds 1df793d479be ASoC: rt711-sdca: fix kernel NULL pointer dereference when [...] adds 11d7a12f7f50 ASoC: dapm: Initialise kcontrol data for mux/demux controls adds 46b0d050c8c7 ASoC: cs35l41: Add ASP TX3/4 source to register patch adds 7f103af4a10f ASoC: cs47l15: Fix event generation for low power mux control adds e3cabbef3db8 ASoC: madera: Fix event generation for OUT1 demux adds 980555e95f7c ASoC: madera: Fix event generation for rate controls adds dd84cfff3cc3 Merge tag 'asoc-fix-v5.19-rc3' of https://git.kernel.org/p [...] adds c5e58c4545a6 ALSA: cs46xx: Fix missing snd_card_free() call at probe error adds c3850b3f975f Merge tag 'sound-5.19-rc6' of git://git.kernel.org/pub/scm [...] adds 8520501346ed irqchip: or1k-pic: Undefine mask_ack for level triggered hardware adds 48bddb89d59e openrisc: unwinder: Fix grammar issue in comment adds 9f09069cde34 Merge tag 'for-linus' of https://github.com/openrisc/linux No new revisions were added by this update. Summary of changes: MAINTAINERS | 11 +- arch/openrisc/kernel/unwinder.c | 2 +- drivers/irqchip/irq-or1k-pic.c | 1 - include/sound/soc.h | 2 - sound/pci/cs46xx/cs46xx.c | 22 +-- sound/pci/hda/patch_realtek.c | 1 + sound/soc/codecs/ak4613.c | 6 +- sound/soc/codecs/cs35l41-lib.c | 10 +- sound/soc/codecs/cs35l41.c | 12 +- sound/soc/codecs/cs47l15.c | 5 +- sound/soc/codecs/madera.c | 14 +- sound/soc/codecs/max98373-sdw.c | 12 +- sound/soc/codecs/rt1308-sdw.c | 11 ++ sound/soc/codecs/rt1316-sdw.c | 11 ++ sound/soc/codecs/rt5682-sdw.c | 5 +- sound/soc/codecs/rt700-sdw.c | 6 +- sound/soc/codecs/rt700.c | 30 ++-- sound/soc/codecs/rt711-sdca-sdw.c | 9 +- sound/soc/codecs/rt711-sdca.c | 44 +++--- sound/soc/codecs/rt711-sdw.c | 9 +- sound/soc/codecs/rt711.c | 40 +++--- sound/soc/codecs/rt715-sdca-sdw.c | 12 ++ sound/soc/codecs/rt715-sdw.c | 12 ++ sound/soc/codecs/wcd9335.c | 8 +- sound/soc/codecs/wcd938x.c | 12 ++ sound/soc/codecs/wm5110.c | 8 +- sound/soc/codecs/wm_adsp.c | 2 +- sound/soc/intel/avs/topology.c | 4 +- sound/soc/intel/boards/bytcr_wm5102.c | 13 +- sound/soc/intel/boards/sof_sdw.c | 51 ++++--- sound/soc/qcom/qdsp6/q6apm-dai.c | 6 + sound/soc/rockchip/rockchip_i2s.c | 160 ++++++++++++++++----- sound/soc/soc-dapm.c | 5 + sound/soc/soc-ops.c | 4 +- sound/soc/sof/intel/hda-dsp.c | 10 +- sound/soc/sof/intel/hda-loader.c | 13 +- sound/soc/sof/intel/hda-pcm.c | 74 +--------- sound/soc/sof/intel/hda-stream.c | 94 ++++++++++++- sound/soc/sof/intel/hda.h | 4 + sound/soc/sof/ipc3-topology.c | 23 ++- sound/soc/sof/mediatek/mt8186/mt8186.c | 2 +- sound/soc/sof/pm.c | 21 ++- sound/soc/sof/sof-priv.h | 2 + sound/usb/quirks-table.h | 248 +++++++++++++++++++++++++++++++++ sound/usb/quirks.c | 13 ++ 45 files changed, 813 insertions(+), 251 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 updated (d0859762 -> 109d7aca)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 in repository toolchain/ci/base-artifacts. discards d0859762 0: update: gdb-41bbac64c36ffc5a418524be55fde20fad888e11: 1 new 109d7aca 0: update: linux-9f09069cde34dcd86f5ecf3a3139fd752020812f: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d0859762) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_check_gcc/mast [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1812 -> 1628 bytes 02-prepare_abe/console.log.xz | Bin 2732 -> 2728 bytes 03-build_abe-binutils/console.log.xz | Bin 30088 -> 30116 bytes 04-build_abe-stage1/console.log.xz | Bin 74280 -> 74236 bytes 06-build_abe-linux/console.log.xz | Bin 11644 -> 8896 bytes 07-build_abe-glibc/console.log.xz | Bin 236472 -> 237312 bytes 08-build_abe-stage2/console.log.xz | Bin 203620 -> 202888 bytes 09-build_abe-gdb/console.log.xz | Bin 37796 -> 34836 bytes 10-build_abe-qemu/console.log.xz | Bin 33988 -> 34020 bytes 11-build_abe-dejagnu/console.log.xz | Bin 3884 -> 3880 bytes 12-build_abe-check_gcc/console.log.xz | Bin 2764 -> 2764 bytes 13-check_regression/console.log.xz | Bin 13892 -> 3000 bytes 13-check_regression/extra-bisect-params | 1 - 13-check_regression/fails.sum | 39 - 13-check_regression/results.compare | 75 +- 13-check_regression/results.compare2 | 2632 +--------------------- 13-check_regression/results.regressions | 101 - 14-update_baseline/console.log | 3081 ++----------------------- 14-update_baseline/extra-bisect-params | 1 - 14-update_baseline/fails.sum | 39 - 14-update_baseline/results.compare | 75 +- 14-update_baseline/results.compare2 | 2632 +--------------------- 14-update_baseline/results.regressions | 101 - jenkins/manifest.sh | 8 +- sumfiles/g++.log.xz | Bin 3377064 -> 3399120 bytes sumfiles/g++.sum | 86 +- sumfiles/gcc.log.xz | Bin 2989468 -> 2968124 bytes sumfiles/gcc.sum | 3742 +++++++++++++++---------------- sumfiles/gfortran.log.xz | Bin 1030068 -> 1024144 bytes sumfiles/gfortran.sum | 2 +- sumfiles/libatomic.log.xz | Bin 2288 -> 2296 bytes sumfiles/libatomic.sum | 2 +- sumfiles/libgomp.log.xz | Bin 199816 -> 199756 bytes sumfiles/libgomp.sum | 7 +- sumfiles/libitm.log.xz | Bin 2652 -> 2656 bytes sumfiles/libitm.sum | 2 +- sumfiles/libstdc++.log.xz | Bin 424324 -> 416644 bytes sumfiles/libstdc++.sum | 8 +- 38 files changed, 2231 insertions(+), 10403 deletions(-) delete mode 100644 13-check_regression/extra-bisect-params delete mode 100644 13-check_regression/fails.sum delete mode 100644 13-check_regression/results.regressions delete mode 100644 14-update_baseline/extra-bisect-params delete mode 100644 14-update_baseline/fails.sum delete mode 100644 14-update_baseline/results.regressions -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_cross_build/master-arm updated (1bb1f55d64 -> a2a176c46b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/binutils-gdb. from 1bb1f55d64 gprofng: adjust GPROFNG_VARIANT adds 045f385d9a RISC-V: Added Zfhmin and Zhinxmin. adds 88de583569 gdb: LoongArch: Implement the push_dummy_call gdbarch method adds 309e147fbd GDB/testsuite: Add coverage for `print -elements' command adds 83f477f25a gdb: LoongArch: Fix typos in code comments adds a2a176c46b Fix pedantically invalid DWARF in gdb.trace/unavailable-dwar [...] No new revisions were added by this update. Summary of changes: bfd/elfxx-riscv.c | 97 ++-- .../gas/riscv/zfhmin-d-insn-class-fail-1.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-1.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-2.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-2.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-3.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-3.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-4.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-4.l | 2 + .../gas/riscv/zfhmin-d-insn-class-fail-5.d | 3 + .../gas/riscv/zfhmin-d-insn-class-fail-5.l | 2 + gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s | 4 + .../gas/riscv/{fp-zhinx-insns.d => zhinx.d} | 35 +- .../gas/riscv/{fp-zhinx-insns.s => zhinx.s} | 32 +- gdb/loongarch-tdep.c | 596 +++++++++++++++++++++ gdb/loongarch-tdep.h | 2 + gdb/testsuite/gdb.base/printcmds.exp | 9 + .../gdb.trace/unavailable-dwarf-piece.exp | 4 +- include/opcode/riscv.h | 7 +- opcodes/riscv-opc.c | 126 ++--- 20 files changed, 792 insertions(+), 145 deletions(-) create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-1.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-2.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-3.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-4.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.d create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail-5.l create mode 100644 gas/testsuite/gas/riscv/zfhmin-d-insn-class-fail.s rename gas/testsuite/gas/riscv/{fp-zhinx-insns.d => zhinx.d} (82%) rename gas/testsuite/gas/riscv/{fp-zhinx-insns.s => zhinx.s} (85%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits July 2022