Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig updated (a90214760d0 -> 03c8d6a0c4b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig in repository toolchain/ci/llvm-project. from a90214760d0 [Hexagon] Custom-widen SETCC's operands adds bcec0f27a2c [AMDGPU] Deduplicate VOP tablegen asm & ins adds 74628c43053 [mlir] Add Python bindings for AffineExpr adds e79bd0b4f25 [mlir] More Python bindings for AffineMap adds 547e3eef14a [mlir] Expose MemRef layout in Python bindings adds 47567ca5fac [flang][openxx][NFC] Remove duplicated function to check re [...] adds d8c6d24359f -funique-internal-linkage-names appends a hex md5hash suffi [...] adds 43a830ed941 Introduce new quiet mode and new option handling for -print [...] adds 5464baaae8c Fix minor build issue (NFC) adds 1027a22ccd7 [SystemZ][z/OS] Fix Permission denied pattern matching adds 195728c75aa [mlir] Add structural conversion to async dialect lowering. adds 37b41bd0879 [RISCV] Add scalable vector fcmp ISel patterns adds 30a7d430e86 [libc++] Turn off auto-formatting of generated files. NFC. adds 72f1f084670 [NFC][AMDGPU] Clarify memory model support for volatile adds 20741773013 [mlir][ODS] Add a C++ abstraction for OpBuilders adds 948be58258d [mlir][TypeDefGen] Add support for adding builders when gen [...] adds d79642b3db1 [mlir][IR][NFC] Move the definitions of Complex/Function/In [...] adds d3ff24cbf87 [ADT] Add makeIntrusiveRefCnt helper function adds 8ad998a6115 [tools] Mark output of tools as text if it is really text adds 05e90cefeb4 [NFC] Disallow unused prefixes under llvm/test/CodeGen adds c1ae378205d [mlir][vector] Add side-effect information to different loa [...] adds 53c866c286a Enable python bindings for tensor, shape and linalg dialects. adds cceb1bfcbbc [mlir][CAPI] Introduce standard source layout for mlir-c di [...] adds 110775809ad Revert "[mlir][linalg] Support parsing attributes in named [...] adds 288f3fc5dfe [InstCombine] reduce icmp(ashr X, C1), C2 to sign-bit test adds 32c073acb32 [GlobalISel] Map extractelt to G_EXTRACT_VECTOR_ELT adds aefeb5f136e [libc][NFC] Make __support/common.h an in tree header. adds 9b222b108a2 [c++20] Don't consider string literal operator templates fo [...] adds f4cec703ec8 Add an assert to CGDebugInfo::getTypeOrNull adds 7989684a2e4 [RISCV] Add scalable vector fadd/fsub/fmul/fdiv ISel patterns adds 046612d29d7 [mlir][vector] verify memref of vector memory ops adds a808d89d355 [PredicateInfo] Add test for one unknown condition in and/or (NFC) adds 00f773cf424 [SCCP] Fix misclassified conditions in test (NFC) adds b88c8f1aab5 CGDebugInfo: Delete unused parameters adds 32bcfcda4e2 Rename debug linkage name with -funique-internal-linkage-names adds a81c68ae6be [OpenMP] Take elf_common.c as a interface library adds 9ecc991c559 [RISCV] Add scalable vector vselect ISel patterns adds 0a23fbd28c7 clang: Always pass PowerPC endian information to GNU as adds 762ffc95550 Update syntax for tensor and memref types to match parser. adds 278a3ea1b27 [RISCV] Use vmv.v.i vd, 0 instead of vmv.v.x vd, x0 for llv [...] adds c22bc5f1f8b [SimplifyCFG] SwitchToLookupTable(): don't insert a DomTree [...] adds c0de0a1b72c [SimplifyCFG] SimplifyBranchOnICmpChain(): don't insert a D [...] adds f9ba3477063 [SimplifyCFG] FoldValueComparisonIntoPredecessors(): don't [...] adds 90a92f8b4d7 [NFCI][Utils/Local] removeUnreachableBlocks(): cleanup supp [...] adds 81afeacd379 [SimplifyCFGPass] mergeEmptyReturnBlocks(): skip blocks sch [...] adds ec8a6c11db4 [SimplifyCFGPass] iterativelySimplifyCFG(): support lazy Do [...] adds 5ccff5aaa68 ADT: Fix pointer comparison UB in SmallVector adds 7470017f247 [RISCV] Define the vfclass RVV intrinsics adds f635bcd1610 NFC: Pre-commit test: -Wpointer-sign with plain char to [un [...] adds c6ffe4d76fb [clang] Fix message text for `-Wpointer-sign` to account fo [...] adds eefd420e003 [github] Move repo lockdown config into llvm-project repo adds f75f391fc68 [MLIR][Linalg] Refactor transforms to use linalg::getDynOpe [...] adds f9902514fe5 [MC] Make getEHFrameSection const like every other getter (NFC) adds ef50c07b1fa [JITLink] Add a new PostAllocationPasses list. adds 70474dfebcd [VE][compiler-rt] Add VE as a target of crt adds 9f8b25769ef [WebAssembly] Ensure terminate pads are a single BB adds 905623b64df [NFC][LICM] Minor improvements to debug output adds 0871d6d5164 [OpenMP] Move memory manager to plugin and make it a common [...] adds 89e8eb946d8 [llvm] Use llvm::find_if (NFC) adds 8590a3e3adc [llvm] Use *Set::contains (NFC) adds e5b4dbab041 [llvm] Simplify string comparisons (NFC) adds b1c304c4946 [CodeGen] Try to make the print of memory operand alignment [...] adds edde2eb1d20 Add unconditional logging to debugserver for launch/attach [...] adds f9ef3a60037 [SelectionDAG] Make isConstantIntBuildVectorOrConstantInt a [...] adds b688c5875d0 [CMake] Split the target side of runtimes build adds df74c001fa5 [DAGCombiner] Replace static helper function isConstantFPBu [...] adds 93ad0edf674 [ELF] Drop .rel[a].debug_gnu_pub{names,types} for --gdb-ind [...] adds 1cc5235712f [WebAssembly] Misc. refactoring in CFGStackify (NFC) adds 215ed9b33cc Adapt CastExpr::getSubExprAsWritten to ConstantExpr adds c8a914db5c6 [LiveDebugValues] Fix comparison operator in VarLocBasedImpl adds 6a195491b60 [AMDGPU] Fix failing assert with scratch ST mode adds 7ab803095ae [clang][cli] Remove -f[no-]trapping-math from -cc1 command line adds bd30a796fc4 [mlir] use built-in vector types instead of LLVM dialect ty [...] adds e8287cb2b29 [Test] Add failing test for PR48725 adds c93b9559390 [WebAssembly] Remove more unnecessary brs in CFGStackify adds 9ec72cfc61a [llvm-readef/obj] - Change the design structure of ELF dump [...] adds 1e11402aa8e [llvm-readobj] - Add 'override' to fix build bots. adds cc91efdabee [llvm-readobj] - An attempt to fix BB. adds 4744478b99f [mlir][openmp][NFCI] Rename `continuationIP` to `continuati [...] adds 891b4873c12 [llvm-readobj] - One more attempt to fix BB. adds c1e08f0073e [clang][AST] Get rid of an alignment hack in DeclObjC.h [NFCI] adds f264f9ad7df [SlotIndexes] Fix and simplify basic block splitting adds 794e3d94d5a [AMDGPU][GlobalISel] Remove some duplicate RUN lines adds 60df7c08b1f [obj2yaml,yaml2obj] - Fix issues with creating/dumping grou [...] adds c15a57cc1a8 [obj2yaml] - Don't crash when an object has an empty symbol table. adds a06aa1037c1 Revert "[Test] Add failing test for PR48725" adds ace516fb33d Change the LLVM_ATTRIBUTE_DEPRECATED macro to use C++14 attribute. adds 09db958e37b [RISCV] Improve scalable-vector shift tests (NFC) adds a5212b5c91c [X86][SSE] combineSubToSubus - remove SSE2 early-out. adds c4944a6f53f [Fixed Point] Add codegen for conversion between fixed-poin [...] adds 7e44208115b [X86][SSE] combineSubToSubus - add v16i32 handling on pre-A [...] adds 2ed914cb7e9 [X86][SSE] getFauxShuffleMask - handle PACKSS(SRAI(),SRAI() [...] adds 80f07854886 [mlir][Linalg] NFC - Refactor fusion APIs adds a6759477129 [TableGen] Improve error message for semicolon after braced body. adds 0bd9a136911 [mlir][openacc] Use TableGen information for default enum adds 07605ea1f3c [X86] Improved lowering for saturating float to int. adds 24faa87075a [VE] Update VELIntrinsic tests adds 2f7ec77e3cd [mlir][spirv] NFC: place ops in the proper file for their c [...] adds dd07d60ec33 [SLP] Add test case showing a bug when dealing with padded types adds 3f7b4ce9606 [PowerPC] Add support for embedded devices with EFPU2 adds 4086072f8a9 Reland "[mlir][linalg] Support parsing attributes in named [...] adds 4fa01f72de6 [mlir][CAPI] Fix inline function declaration adds 9667d15e749 [mlir] Fix for LIT tests adds 1f1250151f2 [libc++] [C++2b] [P1048] Add is_scoped_enum and is_scoped_enum_v. adds 8349fa0fdd3 [mlir][spirv] NFC: split deserialization into multiple sour [...] adds 93b54b7c673 [PowerPC][NFCI] PassSubtarget to ASMWriter adds 67a339e9683 [MLIR] Disallow `sym_visibility`, `sym_name` and `type` att [...] adds 85aaa3e310c [X86] Regenerate sdiv_fix_sat.ll + udiv_fix_sat.ll tests adds dd955771240 Fix typo in diagnostic message adds a4931d4fe38 [AMDGPU] Regenerate umax crash test adds 3d9c51d111d [SVE][NFC] Regenerate a few CodeGen tests adds 348471575d9 Add -ansi option to CompileOnly group adds b117d17d264 [doc] Place sha256 in lld/README.md into backticks adds ef3800e8216 Return false from __has_declspec_attribute() if not explici [...] adds 5aefc8dc4d1 [llvm] [cmake] Remove obsolete /usr/local hack for *BSD adds bb9ebf6baf7 [Tests] Add tests for new InstCombine OR transformation, NFC adds 0529946b5ba [instCombine] Add (A ^ B) | ~(A | B) -> ~(A & B) adds 6f4d4607620 [Flang][openmp][openacc] Extend CheckNoBranching to handle [...] adds 03c8d6a0c4b [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve [...] No new revisions were added by this update. Summary of changes: .github/lockdown.yml | 8 + clang/docs/ClangCommandLineReference.rst | 2 + clang/include/clang/AST/DeclObjC.h | 30 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 20 +- clang/include/clang/Driver/Options.td | 7 +- clang/lib/AST/DeclObjC.cpp | 4 +- clang/lib/AST/Expr.cpp | 2 +- clang/lib/Basic/Targets/PPC.cpp | 6 +- clang/lib/CodeGen/CGDebugInfo.cpp | 12 +- clang/lib/CodeGen/CGDebugInfo.h | 8 +- clang/lib/CodeGen/CGExprScalar.cpp | 37 +- clang/lib/CodeGen/CodeGenFunction.cpp | 3 +- clang/lib/Driver/ToolChains/Clang.cpp | 4 +- clang/lib/Driver/ToolChains/Gnu.cpp | 2 + clang/lib/Frontend/CompilerInvocation.cpp | 8 - clang/lib/Lex/PPMacroExpansion.cpp | 10 +- clang/lib/Sema/SemaExpr.cpp | 10 + clang/lib/Sema/SemaLookup.cpp | 7 + clang/test/CodeGen/fpconstrained.c | 4 +- clang/test/CodeGen/fpconstrained.cpp | 4 +- clang/test/CodeGen/noexceptionsfpmath.c | 2 +- .../test/CodeGen/unique-internal-linkage-names.cpp | 20 +- clang/test/CodeGenCUDA/propagate-metadata.cu | 12 +- clang/test/Driver/fast-math.c | 4 - clang/test/Driver/fp-model.c | 8 - clang/test/Driver/ppc-features.cpp | 30 +- clang/test/Frontend/fixed_point_compound.c | 110 + clang/test/Frontend/fixed_point_conversions.c | 299 ++ clang/test/Frontend/fixed_point_conversions_half.c | 309 ++ clang/test/Parser/fp-floatcontrol-syntax.cpp | 4 +- clang/test/Sema/incompatible-sign.c | 18 + clang/test/Sema/incompatible-sign.cpp | 14 + clang/test/SemaCXX/cxx2a-user-defined-literals.cpp | 29 + clang/test/SemaObjC/objc-cf-audited-warning.m | 2 +- clang/unittests/Tooling/CastExprTest.cpp | 20 + compiler-rt/cmake/config-ix.cmake | 3 +- flang/lib/Semantics/check-directive-structure.h | 30 +- flang/lib/Semantics/check-omp-structure.cpp | 12 +- flang/test/Semantics/omp-device-constructs.f90 | 2 +- flang/test/Semantics/omp-parallell01.f90 | 3 +- libc/src/__support/CMakeLists.txt | 10 +- libc/src/__support/{common.h.def => common.h} | 18 +- libcxx/docs/Cxx2bStatusPaperStatus.csv | 2 +- libcxx/docs/FeatureTestMacroTable.rst | 2 +- libcxx/include/type_traits | 22 + libcxx/include/version | 2 +- .../algorithm.version.pass.cpp | 2 + .../support.limits.general/any.version.pass.cpp | 2 + .../support.limits.general/array.version.pass.cpp | 2 + .../support.limits.general/atomic.version.pass.cpp | 2 + .../barrier.version.pass.cpp | 2 + .../support.limits.general/bit.version.pass.cpp | 2 + .../support.limits.general/chrono.version.pass.cpp | 2 + .../support.limits.general/cmath.version.pass.cpp | 2 + .../compare.version.pass.cpp | 2 + .../complex.version.pass.cpp | 2 + .../concepts.version.pass.cpp | 2 + .../cstddef.version.pass.cpp | 2 + .../support.limits.general/deque.version.pass.cpp | 2 + .../exception.version.pass.cpp | 2 + .../execution.version.pass.cpp | 2 + .../filesystem.version.pass.cpp | 2 + .../forward_list.version.pass.cpp | 2 + .../functional.version.pass.cpp | 2 + .../iomanip.version.pass.cpp | 2 + .../istream.version.pass.cpp | 2 + .../iterator.version.pass.cpp | 2 + .../support.limits.general/latch.version.pass.cpp | 2 + .../support.limits.general/limits.version.pass.cpp | 2 + .../support.limits.general/list.version.pass.cpp | 2 + .../support.limits.general/locale.version.pass.cpp | 2 + .../support.limits.general/map.version.pass.cpp | 2 + .../support.limits.general/memory.version.pass.cpp | 2 + .../support.limits.general/mutex.version.pass.cpp | 2 + .../support.limits.general/new.version.pass.cpp | 2 + .../numbers.version.pass.cpp | 2 + .../numeric.version.pass.cpp | 2 + .../optional.version.pass.cpp | 2 + .../ostream.version.pass.cpp | 2 + .../support.limits.general/regex.version.pass.cpp | 2 + .../scoped_allocator.version.pass.cpp | 2 + .../semaphore.version.pass.cpp | 2 + .../support.limits.general/set.version.pass.cpp | 2 + .../shared_mutex.version.pass.cpp | 2 + .../support.limits.general/span.version.pass.cpp | 2 + .../support.limits.general/string.version.pass.cpp | 2 + .../string_view.version.pass.cpp | 2 + .../support.limits.general/thread.version.pass.cpp | 2 + .../support.limits.general/tuple.version.pass.cpp | 2 + .../type_traits.version.pass.cpp | 18 +- .../unordered_map.version.pass.cpp | 2 + .../unordered_set.version.pass.cpp | 2 + .../utility.version.pass.cpp | 2 + .../variant.version.pass.cpp | 2 + .../support.limits.general/vector.version.pass.cpp | 2 + .../version.version.pass.cpp | 18 +- .../meta.unary.prop/is_scoped_enum.pass.cpp | 120 + .../generate_feature_test_macro_components.py | 3 +- lld/ELF/SyntheticSections.cpp | 7 + lld/README.md | 2 +- lld/test/ELF/debug-gnu-pubnames.s | 18 - lld/test/ELF/gdb-index.s | 15 +- .../tools/debugserver/source/MacOSX/MachProcess.mm | 139 +- lldb/tools/debugserver/source/MacOSX/MachTask.mm | 11 +- lldb/tools/debugserver/source/RNBRemote.cpp | 19 +- lldb/tools/debugserver/source/debugserver.cpp | 46 +- llvm/CMakeLists.txt | 7 - llvm/docs/AMDGPUUsage.rst | 48 +- llvm/include/llvm/ADT/IntrusiveRefCntPtr.h | 6 + llvm/include/llvm/ADT/SmallVector.h | 41 +- llvm/include/llvm/Analysis/LoopCacheAnalysis.h | 6 +- llvm/include/llvm/CodeGen/LiveIntervals.h | 5 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 6 +- llvm/include/llvm/CodeGen/SlotIndexes.h | 45 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 7 +- .../include/llvm/ExecutionEngine/JITLink/JITLink.h | 20 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 4 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 4 + llvm/include/llvm/IR/FixedPointBuilder.h | 59 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 30 +- llvm/include/llvm/IR/Value.h | 4 + llvm/include/llvm/MC/MCObjectFileInfo.h | 4 +- .../include/llvm/Passes/StandardInstrumentations.h | 14 +- llvm/include/llvm/Support/Compiler.h | 16 +- .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 2 +- llvm/lib/CodeGen/InlineSpiller.cpp | 10 +- .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 5 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 2 +- llvm/lib/CodeGen/MachineOperand.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 84 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 19 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 +- .../lib/ExecutionEngine/JITLink/JITLinkGeneric.cpp | 12 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 25 +- llvm/lib/IR/LegacyPassManager.cpp | 3 +- llvm/lib/IR/Value.cpp | 12 + llvm/lib/MC/MCSectionMachO.cpp | 20 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 5 +- llvm/lib/Option/OptTable.cpp | 2 +- llvm/lib/Passes/StandardInstrumentations.cpp | 52 +- llvm/lib/TableGen/TGParser.cpp | 19 +- llvm/lib/Target/AArch64/AArch64InstrGISel.td | 2 + .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 195 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 1 + .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 94 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.h | 85 +- llvm/lib/Target/PowerPC/PPC.td | 11 + llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 4 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 1 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 2 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 42 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 16 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 161 + .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 102 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 77 + .../Target/WebAssembly/WebAssemblyUtilities.cpp | 14 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 5 + llvm/lib/Target/X86/X86ISelLowering.cpp | 202 +- llvm/lib/Target/X86/X86ISelLowering.h | 1 + .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 8 + .../Transforms/InstCombine/InstCombineCompares.cpp | 15 + llvm/lib/Transforms/Scalar/LICM.cpp | 16 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 17 +- llvm/lib/Transforms/Utils/Local.cpp | 44 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 5 +- .../Utils/UniqueInternalLinkageNames.cpp | 20 +- llvm/runtimes/CMakeLists.txt | 939 ++-- .../CodeGen/AArch64/GlobalISel/inline-memcpy.mir | 4 +- .../GlobalISel/legalize-non-pow2-load-store.mir | 4 +- .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 229 +- ...pred-contiguous-ldst-addressing-mode-reg-imm.ll | 227 +- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 74 +- .../GlobalISel/legalize-extract-vector-elt.mir | 252 +- .../GlobalISel/legalize-insert-vector-elt.mir | 126 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 5111 -------------------- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 4359 ----------------- .../regbankselect-amdgcn.s.buffer.load.ll | 48 +- .../AMDGPU/GlobalISel/regbankselect-load.mir | 36 +- llvm/test/CodeGen/AMDGPU/lit.local.cfg | 10 - llvm/test/CodeGen/AMDGPU/memory_clause.ll | 278 ++ llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 23 +- llvm/test/CodeGen/AMDGPU/setcc.ll | 16 +- llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 12 +- .../MIR/X86/expected-align-in-memory-operand.mir | 4 +- ...ted-alignment-after-align-in-memory-operand.mir | 4 +- .../expected-positive-alignment-after-align.mir | 4 +- llvm/test/CodeGen/MIR/X86/memory-operands.mir | 36 +- .../store_split_because_of_memsize_or_align.mir | 28 +- .../CodeGen/Mips/GlobalISel/regbankselect/load.mir | 2 +- .../regbankselect/long_ambiguous_chain_s32.mir | 18 +- .../regbankselect/long_ambiguous_chain_s64.mir | 18 +- .../Mips/GlobalISel/regbankselect/store.mir | 2 +- llvm/test/CodeGen/NVPTX/f16-instructions.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 52 +- llvm/test/CodeGen/PowerPC/lit.local.cfg | 8 - llvm/test/CodeGen/PowerPC/spe.ll | 2043 +++++--- llvm/test/CodeGen/PowerPC/vsx.ll | 40 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 53 +- llvm/test/CodeGen/RISCV/double-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 51 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 51 +- llvm/test/CodeGen/RISCV/float-fcmp.ll | 46 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/half-fcmp.ll | 38 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 39 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 2700 +++++++++++ llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 2700 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 512 ++ llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 698 +++ llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 379 ++ llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 379 ++ llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 783 +++ llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll | 755 +++ llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 109 + llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/VE/VELIntrinsics/vand.ll | 4 +- llvm/test/CodeGen/VE/VELIntrinsics/vld.ll | 130 +- llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 95 +- llvm/test/CodeGen/WebAssembly/comparisons-f32.ll | 28 +- llvm/test/CodeGen/WebAssembly/comparisons-f64.ll | 28 +- llvm/test/CodeGen/WebAssembly/exception.ll | 68 + llvm/test/CodeGen/WebAssembly/simd-comparisons.ll | 68 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 6 +- llvm/test/CodeGen/X86/bug47278.mir | 8 +- llvm/test/CodeGen/X86/fptosi-sat-scalar.ll | 495 +- llvm/test/CodeGen/X86/fptoui-sat-scalar.ll | 441 +- llvm/test/CodeGen/X86/lit.local.cfg | 8 - llvm/test/CodeGen/X86/psubus.ll | 510 +- llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 20 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 2 +- llvm/test/CodeGen/{X86 => }/lit.local.cfg | 3 - llvm/test/Other/change-printer.ll | 151 + llvm/test/TableGen/spurious-semi.td | 39 + llvm/test/Transforms/InstCombine/icmp-shr.ll | 78 +- llvm/test/Transforms/InstCombine/or.ll | 105 + llvm/test/Transforms/SCCP/conditions-ranges.ll | 48 +- .../test/Transforms/SLPVectorizer/X86/bad_types.ll | 34 +- .../unique-internal-linkage-names.ll | 50 + .../unique_symbol_names.ll | 4 +- .../unique-internal-linkage-names.ll | 24 - .../Transforms/Util/PredicateInfo/testandor.ll | 74 + llvm/test/tools/llvm-elfabi/fail-file-write.test | 2 +- llvm/test/tools/llvm-profdata/csprof-dump.test | 2 +- llvm/test/tools/llvm-profdata/instr-remap.test | 2 +- llvm/test/tools/obj2yaml/ELF/no-symtab.yaml | 34 + llvm/test/tools/obj2yaml/ELF/section-group.yaml | 29 +- llvm/test/tools/yaml2obj/ELF/group.yaml | 14 +- llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 6 +- llvm/tools/llvm-exegesis/lib/Analysis.cpp | 9 +- .../llvm-exegesis/lib/SchedClassResolution.cpp | 10 +- llvm/tools/llvm-link/llvm-link.cpp | 3 +- llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/tools/llvm-objcopy/COFF/Object.cpp | 4 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 8 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 6 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 1042 ++-- llvm/tools/obj2yaml/dwarf2yaml.cpp | 4 +- llvm/tools/obj2yaml/elf2yaml.cpp | 51 +- llvm/unittests/ADT/IntrusiveRefCntPtrTest.cpp | 16 + llvm/unittests/MI/LiveIntervalTest.cpp | 41 + llvm/utils/TableGen/GlobalISelEmitter.cpp | 6 +- mlir/cmake/modules/AddMLIRPythonExtension.cmake | 26 +- mlir/docs/ConversionToLLVMDialect.md | 4 +- mlir/docs/Dialects/LLVM.md | 4 +- mlir/docs/LangRef.md | 12 +- mlir/docs/OpDefinitions.md | 165 + mlir/docs/SPIRVToLLVMDialectConversion.md | 18 +- mlir/include/mlir-c/AffineExpr.h | 23 +- mlir/include/mlir-c/AffineMap.h | 16 +- mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir-c/BuiltinTypes.h | 8 +- mlir/include/mlir-c/Dialect/Linalg.h | 25 + mlir/include/mlir-c/Dialect/SCF.h | 25 + mlir/include/mlir-c/Dialect/Shape.h | 25 + .../{StandardDialect.h => Dialect/Standard.h} | 22 +- mlir/include/mlir-c/Dialect/Tensor.h | 25 + mlir/include/mlir-c/Registration.h | 55 +- mlir/include/mlir/CAPI/Registration.h | 40 + .../mlir/Conversion/AsyncToLLVM/AsyncToLLVM.h | 16 + mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 10 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 49 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 12 + .../mlir/Dialect/Linalg/Transforms/Transforms.h | 14 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 31 +- mlir/include/mlir/Dialect/OpenACC/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td | 14 +- .../mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td | 141 + .../SPIRV/IR/{SPIRVOps.td => SPIRVMemoryOps.td} | 248 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td | 61 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.td | 494 +- .../mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td | 50 + .../include/mlir/Dialect/StandardOps/Utils/Utils.h | 32 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 12 +- mlir/include/mlir/IR/BuiltinTypes.h | 219 +- mlir/include/mlir/IR/BuiltinTypes.td | 240 + mlir/include/mlir/IR/OpBase.td | 82 + mlir/include/mlir/TableGen/Builder.h | 85 + mlir/include/mlir/TableGen/Operator.h | 7 + mlir/include/mlir/TableGen/TypeDef.h | 43 +- .../LLVMIR/CPU/test-vector-reductions-fp.mlir | 32 +- .../LLVMIR/CPU/test-vector-reductions-int.mlir | 30 +- mlir/lib/Bindings/Python/CMakeLists.txt | 20 +- mlir/lib/Bindings/Python/IRModules.cpp | 579 ++- mlir/lib/Bindings/Python/IRModules.h | 29 + mlir/lib/Bindings/Python/LinalgOps.td | 16 + mlir/lib/Bindings/Python/ShapeOps.td | 15 + mlir/lib/Bindings/Python/TensorOps.td | 15 + mlir/lib/CAPI/CMakeLists.txt | 2 +- mlir/lib/CAPI/Dialect/CMakeLists.txt | 48 + mlir/lib/CAPI/Dialect/Linalg.cpp | 14 + mlir/lib/CAPI/Dialect/SCF.cpp | 13 + mlir/lib/CAPI/Dialect/Shape.cpp | 13 + mlir/lib/CAPI/Dialect/Standard.cpp | 13 + mlir/lib/CAPI/Dialect/Tensor.cpp | 14 + mlir/lib/CAPI/IR/AffineExpr.cpp | 20 + mlir/lib/CAPI/IR/AffineMap.cpp | 17 +- mlir/lib/CAPI/IR/BuiltinTypes.cpp | 11 + mlir/lib/CAPI/Standard/CMakeLists.txt | 7 - mlir/lib/CAPI/Standard/StandardDialect.cpp | 25 - mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 65 + mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 4 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 19 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 7 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 16 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 54 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 14 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 143 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 13 +- .../Linalg/Transforms/ElementwiseToLinalg.cpp | 17 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 135 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 24 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 5 +- mlir/lib/Dialect/StandardOps/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/Utils/Utils.cpp | 28 + mlir/lib/Dialect/Vector/VectorOps.cpp | 32 +- mlir/lib/IR/BuiltinTypes.cpp | 46 +- mlir/lib/IR/FunctionImplementation.cpp | 19 +- mlir/lib/IR/MLIRContext.cpp | 8 - mlir/lib/IR/TypeDetail.h | 43 - mlir/lib/Parser/TypeParser.cpp | 6 +- mlir/lib/TableGen/Builder.cpp | 74 + mlir/lib/TableGen/CMakeLists.txt | 1 + mlir/lib/TableGen/Operator.cpp | 12 + mlir/lib/TableGen/TypeDef.cpp | 53 + mlir/lib/Target/CMakeLists.txt | 51 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 14 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 8 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 15 +- mlir/lib/Target/SPIRV/CMakeLists.txt | 28 + .../Target/SPIRV/Deserialization/CMakeLists.txt | 17 + .../SPIRV/Deserialization/Deserialization.cpp | 23 + .../SPIRV/Deserialization/DeserializeOps.cpp | 565 +++ .../Deserializer.cpp} | 1303 +---- .../Target/SPIRV/Deserialization/Deserializer.h | 613 +++ mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt | 15 + .../SPIRV/{ => Serialization}/Serialization.cpp | 0 mlir/lib/Transforms/BufferDeallocation.cpp | 10 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 10 +- mlir/test/Bindings/Python/CMakeLists.txt | 4 +- mlir/test/Bindings/Python/ir_affine_expr.py | 275 ++ mlir/test/Bindings/Python/ir_affine_map.py | 148 + mlir/test/Bindings/Python/ir_types.py | 16 +- mlir/test/CAPI/ir.c | 52 +- mlir/test/CMakeLists.txt | 1 + .../Conversion/ArmNeonToLLVM/convert-to-llvm.mlir | 6 +- .../SPIRVToLLVM/arithmetic-ops-to-llvm.mlir | 26 +- .../SPIRVToLLVM/bitwise-ops-to-llvm.mlir | 94 +- .../Conversion/SPIRVToLLVM/cast-ops-to-llvm.mlir | 28 +- .../SPIRVToLLVM/comparison-ops-to-llvm.mlir | 44 +- .../SPIRVToLLVM/constant-op-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/func-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/glsl-ops-to-llvm.mlir | 24 +- .../SPIRVToLLVM/logical-ops-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/memory-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/misc-ops-to-llvm.mlir | 10 +- .../Conversion/SPIRVToLLVM/shift-ops-to-llvm.mlir | 36 +- .../SPIRVToLLVM/spirv-types-to-llvm.mlir | 6 +- .../StandardToLLVM/convert-to-llvmir.mlir | 140 +- .../StandardToLLVM/standard-to-llvm.mlir | 20 +- .../VectorToLLVM/vector-mask-to-llvm.mlir | 40 +- .../VectorToLLVM/vector-reduction-to-llvm.mlir | 16 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 726 +-- .../Conversion/VectorToROCDL/vector-to-rocdl.mlir | 8 +- mlir/test/Dialect/LLVMIR/dialect-cast.mlir | 17 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 62 +- mlir/test/Dialect/LLVMIR/nvvm.mlir | 8 +- mlir/test/Dialect/LLVMIR/rocdl.mlir | 164 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 36 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 12 +- mlir/test/Dialect/LLVMIR/types.mlir | 8 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 49 + mlir/test/Dialect/SPIRV/IR/bit-ops.mlir | 130 + mlir/test/Dialect/SPIRV/IR/cast-ops.mlir | 262 + mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 13 +- mlir/test/Dialect/SPIRV/IR/logical-ops.mlir | 211 + mlir/test/Dialect/SPIRV/IR/memory-ops.mlir | 629 +++ mlir/test/Dialect/SPIRV/IR/misc-ops.mlir | 29 + mlir/test/Dialect/SPIRV/IR/ops.mlir | 1355 ------ mlir/test/Dialect/SPIRV/IR/structure-ops.mlir | 35 + mlir/test/Dialect/Tosa/inlining.mlir | 8 +- mlir/test/Dialect/Vector/canonicalize.mlir | 19 + mlir/test/Dialect/Vector/invalid.mlir | 31 + mlir/test/IR/core-ops.mlir | 3 - mlir/test/IR/invalid-func-op.mlir | 16 + .../SPIRV/{barrier.mlir => barrier-ops.mlir} | 0 mlir/test/Target/arm-neon.mlir | 22 +- mlir/test/Target/arm-sve.mlir | 56 +- mlir/test/Target/avx512.mlir | 20 +- mlir/test/Target/import.ll | 6 +- mlir/test/Target/llvmir-intrinsics.mlir | 172 +- mlir/test/Target/llvmir-types.mlir | 10 +- mlir/test/Target/llvmir.mlir | 84 +- mlir/test/Target/nvvmir.mlir | 6 +- mlir/test/Target/rocdl.mlir | 110 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 20 +- mlir/test/lib/Dialect/Test/TestTypes.cpp | 2 +- .../lib/Transforms/TestLinalgFusionTransforms.cpp | 14 +- .../{openmp-common.td => directive-common.td} | 7 +- mlir/test/mlir-tblgen/typedefs.td | 24 +- .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 3 +- mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +- ...{OpenMPCommonGen.cpp => DirectiveCommonGen.cpp} | 32 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 98 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 13 +- mlir/tools/mlir-tblgen/TypeDefGen.cpp | 245 +- openmp/libomptarget/plugins/CMakeLists.txt | 33 +- openmp/libomptarget/plugins/amdgpu/CMakeLists.txt | 1 + openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/common/CMakeLists.txt | 14 + .../plugins/common/MemoryManager/CMakeLists.txt | 11 + .../plugins/common/MemoryManager/MemoryManager.h | 341 ++ .../plugins/common/elf_common/CMakeLists.txt | 15 + .../{elf_common.c => elf_common/elf_common.h} | 6 +- openmp/libomptarget/plugins/cuda/CMakeLists.txt | 2 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 102 +- .../plugins/generic-elf-64bit/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/ve/CMakeLists.txt | 1 + openmp/libomptarget/plugins/ve/src/rtl.cpp | 2 +- openmp/libomptarget/src/CMakeLists.txt | 1 - openmp/libomptarget/src/MemoryManager.cpp | 262 - openmp/libomptarget/src/MemoryManager.h | 95 - openmp/libomptarget/src/device.cpp | 24 +- openmp/libomptarget/src/device.h | 4 - runtimes/CMakeLists.txt | 200 + {llvm/runtimes => runtimes}/Components.cmake.in | 0 471 files changed, 27672 insertions(+), 21732 deletions(-) create mode 100644 .github/lockdown.yml create mode 100644 clang/test/Frontend/fixed_point_conversions_half.c create mode 100644 clang/test/Sema/incompatible-sign.cpp rename libc/src/__support/{common.h.def => common.h} (54%) create mode 100644 libcxx/test/std/utilities/meta/meta.unary/meta.unary.prop/is_sc [...] delete mode 100644 lld/test/ELF/debug-gnu-pubnames.s create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll copy llvm/test/CodeGen/{X86 => }/lit.local.cfg (82%) create mode 100644 llvm/test/TableGen/spurious-semi.td create mode 100644 llvm/test/Transforms/UniqueInternalLinkageNames/unique-internal [...] delete mode 100644 llvm/test/Transforms/UniqueLinkageNames/unique-internal-linkage [...] create mode 100644 mlir/include/mlir-c/Dialect/Linalg.h create mode 100644 mlir/include/mlir-c/Dialect/SCF.h create mode 100644 mlir/include/mlir-c/Dialect/Shape.h rename mlir/include/mlir-c/{StandardDialect.h => Dialect/Standard.h} (52%) create mode 100644 mlir/include/mlir-c/Dialect/Tensor.h create mode 100644 mlir/include/mlir/CAPI/Registration.h create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td copy mlir/include/mlir/Dialect/SPIRV/IR/{SPIRVOps.td => SPIRVMemoryOps.td} (53%) create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td create mode 100644 mlir/include/mlir/Dialect/StandardOps/Utils/Utils.h create mode 100644 mlir/include/mlir/TableGen/Builder.h create mode 100644 mlir/lib/Bindings/Python/LinalgOps.td create mode 100644 mlir/lib/Bindings/Python/ShapeOps.td create mode 100644 mlir/lib/Bindings/Python/TensorOps.td create mode 100644 mlir/lib/CAPI/Dialect/CMakeLists.txt create mode 100644 mlir/lib/CAPI/Dialect/Linalg.cpp create mode 100644 mlir/lib/CAPI/Dialect/SCF.cpp create mode 100644 mlir/lib/CAPI/Dialect/Shape.cpp create mode 100644 mlir/lib/CAPI/Dialect/Standard.cpp create mode 100644 mlir/lib/CAPI/Dialect/Tensor.cpp delete mode 100644 mlir/lib/CAPI/Standard/CMakeLists.txt delete mode 100644 mlir/lib/CAPI/Standard/StandardDialect.cpp create mode 100644 mlir/lib/Dialect/StandardOps/Utils/Utils.cpp create mode 100644 mlir/lib/TableGen/Builder.cpp create mode 100644 mlir/lib/Target/SPIRV/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/DeserializeOps.cpp rename mlir/lib/Target/SPIRV/{Deserialization.cpp => Deserialization/Deserializer. [...] create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.h create mode 100644 mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt rename mlir/lib/Target/SPIRV/{ => Serialization}/Serialization.cpp (100%) create mode 100644 mlir/test/Bindings/Python/ir_affine_expr.py create mode 100644 mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/cast-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/memory-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/misc-ops.mlir delete mode 100644 mlir/test/Dialect/SPIRV/IR/ops.mlir rename mlir/test/Target/SPIRV/{barrier.mlir => barrier-ops.mlir} (100%) rename mlir/test/mlir-tblgen/{openmp-common.td => directive-common.td} (83%) rename mlir/tools/mlir-tblgen/{OpenMPCommonGen.cpp => DirectiveCommonGen.cpp} (72%) create mode 100644 openmp/libomptarget/plugins/common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/MemoryManager.h create mode 100644 openmp/libomptarget/plugins/common/elf_common/CMakeLists.txt rename openmp/libomptarget/plugins/common/{elf_common.c => elf_common/elf_common.h} (93%) delete mode 100644 openmp/libomptarget/src/MemoryManager.cpp delete mode 100644 openmp/libomptarget/src/MemoryManager.h create mode 100644 runtimes/CMakeLists.txt rename {llvm/runtimes => runtimes}/Components.cmake.in (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig updated (10f04693 -> 0bbf8f14)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 10f04693 2: update: llvm-linux-qemu: 21230 new 0bbf8f14 2: update: llvm-linux-qemu: 21233 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (10f04693) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 189 +- 02-prepare_abe/console.log | 98 +- 03-build_llvm/console.log | 13818 +++++++++++++-------------- 04-build_linux/console.log | 726 +- 07-check_regression/console.log | 26 +- 07-check_regression/results.regressions | 4 +- 08-update_baseline/console.log | 110 +- 08-update_baseline/results.regressions | 4 +- console.log | 14967 +++++++++++++++--------------- jenkins/manifest.sh | 12 +- results | 2 +- 11 files changed, 14953 insertions(+), 15003 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig updated (7b09f12773 -> b3f846c59d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/qemu. from 7b09f12773 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds b115ea3a0d gitlab-ci.yml: Add openSUSE Leap 15.2 for gitlab CI/CD adds 661465c2e0 qtest/libqtest: fix heap-buffer-overflow in qtest_cb_for_eve [...] adds 124bd3e0a8 util/oslib-win32: Fix _aligned_malloc() arguments order adds 22ec0c696f fuzz: accelerate non-crash detection adds 7b339f287f fuzz: double the IOs to remove for every loop adds e72203abec fuzz: split write operand using binary approach adds 247ab240c2 fuzz: remove IO commands iteratively adds 9d20f2af53 fuzz: set bits in operand of write/out to zero adds dd21ed0edf fuzz: add minimization options adds 4cc5752303 fuzz: heuristic split write based on past IOs adds 4d306e59cb bsd-user: regenerate FreeBSD's system call numbers adds ea1ab4cf2c bsd-user: move strace OS/arch dependent code to host/arch dirs adds f6eb4a0841 bsd-user: Update strace.list for FreeBSD's latest syscalls adds 333168efe5 tests/acceptance: Fix race conditions in s390x tests & skip [...] adds b677001d70 fuzz: map all BARs and enable PCI devices adds b3f846c59d Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/containers.yml | 5 + .gitlab-ci.yml | 31 ++ bsd-user/arm/target_arch_sysarch.h | 78 +++ bsd-user/arm/target_syscall.h | 36 ++ bsd-user/{signal.c => freebsd/os-strace.h} | 17 +- bsd-user/freebsd/strace.list | 65 ++- bsd-user/freebsd/syscall_nr.h | 695 ++++++++++++++------------ bsd-user/i386/target_arch_sysarch.h | 77 +++ bsd-user/i386/target_syscall.h | 19 + bsd-user/mips/target_arch_sysarch.h | 69 +++ bsd-user/mips/target_syscall.h | 52 ++ bsd-user/mips64/target_arch_sysarch.h | 69 +++ bsd-user/mips64/target_syscall.h | 53 ++ bsd-user/netbsd/os-strace.h | 1 + bsd-user/openbsd/os-strace.h | 1 + bsd-user/sparc/target_arch_sysarch.h | 52 ++ bsd-user/sparc/target_syscall.h | 24 +- bsd-user/sparc64/target_arch_sysarch.h | 52 ++ bsd-user/sparc64/target_syscall.h | 24 +- bsd-user/strace.c | 11 + bsd-user/x86_64/target_arch_sysarch.h | 76 +++ bsd-user/x86_64/target_syscall.h | 21 +- meson.build | 1 + scripts/oss-fuzz/minimize_qtest_trace.py | 260 ++++++++-- tests/acceptance/machine_s390_ccw_virtio.py | 14 +- tests/docker/dockerfiles/opensuse-leap.docker | 55 ++ tests/qtest/fuzz/generic_fuzz.c | 24 + tests/qtest/libqtest.c | 2 +- util/oslib-win32.c | 2 +- 29 files changed, 1500 insertions(+), 386 deletions(-) create mode 100644 bsd-user/arm/target_arch_sysarch.h create mode 100644 bsd-user/arm/target_syscall.h copy bsd-user/{signal.c => freebsd/os-strace.h} (60%) create mode 100644 bsd-user/i386/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_syscall.h create mode 100644 bsd-user/mips64/target_arch_sysarch.h create mode 100644 bsd-user/mips64/target_syscall.h create mode 100644 bsd-user/netbsd/os-strace.h create mode 100644 bsd-user/openbsd/os-strace.h create mode 100644 bsd-user/sparc/target_arch_sysarch.h create mode 100644 bsd-user/sparc64/target_arch_sysarch.h create mode 100644 bsd-user/x86_64/target_arch_sysarch.h create mode 100644 tests/docker/dockerfiles/opensuse-leap.docker -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig updated (7cf4eba1 -> 3104384a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 7cf4eba1 2: update: linux-0b0e7c53418e746aa23e11c174f7040c2a381277: 19158 new 3104384a 2: update: qemu-b3f846c59d8405bb87c551187721fc92ff2f1b92: 19158 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (7cf4eba1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 174 +- 02-prepare_abe/console.log | 444 +- 03-build_abe-binutils/console.log | 10572 ++++---- 04-build_abe-stage1/console.log | 20338 +++++++-------- 05-build_linux/console.log | 9480 ++++--- 08-check_regression/console.log | 2 +- 08-check_regression/results.regressions | 20 +- 09-update_baseline/console.log | 102 +- 09-update_baseline/results.regressions | 20 +- console.log | 41138 +++++++++++++++--------------- jenkins/manifest.sh | 8 +- 11 files changed, 40949 insertions(+), 41349 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (7b09f12773 -> b3f846c59d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/qemu. from 7b09f12773 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds b115ea3a0d gitlab-ci.yml: Add openSUSE Leap 15.2 for gitlab CI/CD adds 661465c2e0 qtest/libqtest: fix heap-buffer-overflow in qtest_cb_for_eve [...] adds 124bd3e0a8 util/oslib-win32: Fix _aligned_malloc() arguments order adds 22ec0c696f fuzz: accelerate non-crash detection adds 7b339f287f fuzz: double the IOs to remove for every loop adds e72203abec fuzz: split write operand using binary approach adds 247ab240c2 fuzz: remove IO commands iteratively adds 9d20f2af53 fuzz: set bits in operand of write/out to zero adds dd21ed0edf fuzz: add minimization options adds 4cc5752303 fuzz: heuristic split write based on past IOs adds 4d306e59cb bsd-user: regenerate FreeBSD's system call numbers adds ea1ab4cf2c bsd-user: move strace OS/arch dependent code to host/arch dirs adds f6eb4a0841 bsd-user: Update strace.list for FreeBSD's latest syscalls adds 333168efe5 tests/acceptance: Fix race conditions in s390x tests & skip [...] adds b677001d70 fuzz: map all BARs and enable PCI devices adds b3f846c59d Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/containers.yml | 5 + .gitlab-ci.yml | 31 ++ bsd-user/arm/target_arch_sysarch.h | 78 +++ bsd-user/arm/target_syscall.h | 36 ++ bsd-user/{signal.c => freebsd/os-strace.h} | 17 +- bsd-user/freebsd/strace.list | 65 ++- bsd-user/freebsd/syscall_nr.h | 695 ++++++++++++++------------ bsd-user/i386/target_arch_sysarch.h | 77 +++ bsd-user/i386/target_syscall.h | 19 + bsd-user/mips/target_arch_sysarch.h | 69 +++ bsd-user/mips/target_syscall.h | 52 ++ bsd-user/mips64/target_arch_sysarch.h | 69 +++ bsd-user/mips64/target_syscall.h | 53 ++ bsd-user/netbsd/os-strace.h | 1 + bsd-user/openbsd/os-strace.h | 1 + bsd-user/sparc/target_arch_sysarch.h | 52 ++ bsd-user/sparc/target_syscall.h | 24 +- bsd-user/sparc64/target_arch_sysarch.h | 52 ++ bsd-user/sparc64/target_syscall.h | 24 +- bsd-user/strace.c | 11 + bsd-user/x86_64/target_arch_sysarch.h | 76 +++ bsd-user/x86_64/target_syscall.h | 21 +- meson.build | 1 + scripts/oss-fuzz/minimize_qtest_trace.py | 260 ++++++++-- tests/acceptance/machine_s390_ccw_virtio.py | 14 +- tests/docker/dockerfiles/opensuse-leap.docker | 55 ++ tests/qtest/fuzz/generic_fuzz.c | 24 + tests/qtest/libqtest.c | 2 +- util/oslib-win32.c | 2 +- 29 files changed, 1500 insertions(+), 386 deletions(-) create mode 100644 bsd-user/arm/target_arch_sysarch.h create mode 100644 bsd-user/arm/target_syscall.h copy bsd-user/{signal.c => freebsd/os-strace.h} (60%) create mode 100644 bsd-user/i386/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_syscall.h create mode 100644 bsd-user/mips64/target_arch_sysarch.h create mode 100644 bsd-user/mips64/target_syscall.h create mode 100644 bsd-user/netbsd/os-strace.h create mode 100644 bsd-user/openbsd/os-strace.h create mode 100644 bsd-user/sparc/target_arch_sysarch.h create mode 100644 bsd-user/sparc64/target_arch_sysarch.h create mode 100644 bsd-user/x86_64/target_arch_sysarch.h create mode 100644 tests/docker/dockerfiles/opensuse-leap.docker -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (7f69860243e -> c4944a6f53f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project. from 7f69860243e [LoopUnroll] Fix a crash adds ffa67873a3f [PowerPC] Add variants of 64-bit vector types for vec_sel. adds dcac2da1063 [IR Parser] Fix a crash handling zero width integer attributes. adds 6215c1b778f CGDebugInfo: Delete redundant test adds b8d28420885 CGDebugInfo: Delete unneeded UnwrapTypeForDebugInfo adds a40767ec885 [MLIR][SPIRV] Add (de-)serialization support for SpecConsta [...] adds 5e476061deb [NFC][AsmPrinter] Make comments for spill/reload more precise. adds 7b11f564dcf [JITLink] Rename PostAllocationPasses to PreFixupPasses. adds 131ce834e4b [RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo instruc [...] adds af339f89a14 Remove redundant casts. adds cddd3faf5de [CSKY] Add visibility macro to fix link error adds ee27c767bd2 [clang-format] Skip UTF8 Byte Order Mark while sorting includes adds 0c8b748f321 [ARM] Additional trunc cost tests. NFC adds 7473940bae0 [clang-format] turn on formatting after "clang-format on" w [...] adds 89878e8c966 [clang-format] Find main include after block ended with #pr [...] adds dcefcd51e01 [ARM] Update trunc costs adds b7ccaca5370 [NFC] Remove min/max functions from InstructionCost adds 97100646d1b Reapply "[clang][cli] Port DiagnosticOpts to new option par [...] adds 40abeb11f45 [NFC][InstructionCost] Change LoopVectorizationCostModel::g [...] adds 8165a034203 [ARM] Add debug messages for the load store optimizer. NFC adds 1677c86124e [clangd] Add metrics for go-to-implementation. adds c5be0e0cc0e [X86] Fix tile register spill issue. adds 675be651062 Require chained analyses in BasicAA and AAResults to be transitive adds c37f68a8885 [SVE][CodeGen] Fix legalisation of floating-point masked gathers adds 41bf338dd1e Revert rGd43a264a5dd3 "Revert "[X86][SSE] Fold unpack(hop() [...] adds 59632292663 [X86][SSE] Add missing SSE test coverage for permute(hop,ho [...] adds b72ca799823 [VE] Support intrinsic to isnert/extract_subreg of v512i1 adds d02de139324 [VE] Support additional VMRGW and VMV intrinsic instructions adds c74751d4b5b [obj2yaml] - Fix the crash in getUniquedSectionName(). adds 8ea72b38873 [clang][AArch64][SVE] Avoid going through memory for coerce [...] adds a6db7cf1ce7 [llvm-readelf/obj] - Index phdrs and relocations from 0 whe [...] adds a94497a3429 [VPlan] Move initial quote emission from ::print to ::dumpB [...] adds a5b484c4d41 [obj2yaml][test] - Improve and fix section-group.yaml test. adds d36e879c21c [lldb] Disable PipeTest.OpenAsReader on windows adds 8112a2598ce [X86][SSE] Add 'vectorized sum' test patterns adds 2e17d9c0ee7 [ARM] Add uses for locals introduced for debug messages. NFC. adds 6dcf9207df1 [AMDGPU] Fix a urem combine test to test what it was supposed to adds 4fe7b16ae3f [mlir] Remove unnecessary llvm.mlir.cast in AsyncToLLVM lowering. adds 4c372a35cd8 [mlir] Make GpuAsyncRegion pass depend on async dialect. adds 8298ec2d629 [flang][driver] Copy input files into a temp dir when testing adds df86f15f0c5 [mlir][linalg] Support parsing attributes in named op spec adds 55225471d98 [mlir][linalg] Support permutation when lowering to loop nests adds 007358239de [DAGCombiner] Use getVectorElementCount inside visitINSERT_ [...] adds c163aae45ef [attributes] Add a facility for enforcing a Trusted Comput [...] adds eb0371e403a [VPlan] Unify value/recipe printing after VPDef transition. adds 419ef38a502 Revert "[attributes] Add a facility for enforcing a Truste [...] adds d59ddba7772 [mlir] Fix gpu-to-llvm lowering for gpu.alloc with dynamic sizes. adds a46982a2551 [X86] Add nounwind to lzcnt-cmp tests adds a0f82749f4f [X86] Extend lzcnt-cmp tests to test on non-lzcnt targets adds dbd5fa1e75d [ARM] Update existing test case with +pauth targets adds a2dbf3443af [clangd] Fix -check mode doesn't respect any tidy configs. adds 97517055128 [OpenMPOpt][WIP] Expand parallel region merging adds 31732e6f52c [clangd] Remove ScratchFS from tests adds e5eb5c8a7f3 NFC: Use -LABEL more adds c161775decd [FastISel] Flush local value map on every instruction adds 4214ca96145 [X86][AVX] Attempt to fold vpermf128(op(x,i),op(y,i)) -> op [...] adds 9c0dc0b2c1c [mlir][Linalg] Fold init_tensor -> linalg.tensor_reshape. adds c15b0e2229e [Clang][Docs] Fix ambiguity in clang-offload-bundler docs adds 7200d2cf089 [NFC] Disallow unused prefixes in CodeGen/PowerPC tests. adds 3d693bd0bd7 [mlir][vector] Add memory effects to transfer_read transfer [...] adds c4486cfd556 [mlir][Linalg] Fix reshape fusion to reshape the outs inste [...] adds be179b9946f [FastISel] NFC: Remove obsolete -fast-isel-sink-local-value [...] adds ac2224c0228 [ELF] --exclude-libs: localize defined libcall symbols refe [...] adds 171771e0780 [SystemZ] Minor NFC fix in SchedModels. adds 1f9c29228ce [FastISel] NFC: Clean up unnecessary bookkeeping adds 072714b9619 [X86] Regenerate vector-constrained-fp-intrinsics.ll tests adds 35c9baa11e4 [attributes] Add a facility for enforcing a Trusted Comput [...] adds a90214760d0 [Hexagon] Custom-widen SETCC's operands adds bcec0f27a2c [AMDGPU] Deduplicate VOP tablegen asm & ins adds 74628c43053 [mlir] Add Python bindings for AffineExpr adds e79bd0b4f25 [mlir] More Python bindings for AffineMap adds 547e3eef14a [mlir] Expose MemRef layout in Python bindings adds 47567ca5fac [flang][openxx][NFC] Remove duplicated function to check re [...] adds d8c6d24359f -funique-internal-linkage-names appends a hex md5hash suffi [...] adds 43a830ed941 Introduce new quiet mode and new option handling for -print [...] adds 5464baaae8c Fix minor build issue (NFC) adds 1027a22ccd7 [SystemZ][z/OS] Fix Permission denied pattern matching adds 195728c75aa [mlir] Add structural conversion to async dialect lowering. adds 37b41bd0879 [RISCV] Add scalable vector fcmp ISel patterns adds 30a7d430e86 [libc++] Turn off auto-formatting of generated files. NFC. adds 72f1f084670 [NFC][AMDGPU] Clarify memory model support for volatile adds 20741773013 [mlir][ODS] Add a C++ abstraction for OpBuilders adds 948be58258d [mlir][TypeDefGen] Add support for adding builders when gen [...] adds d79642b3db1 [mlir][IR][NFC] Move the definitions of Complex/Function/In [...] adds d3ff24cbf87 [ADT] Add makeIntrusiveRefCnt helper function adds 8ad998a6115 [tools] Mark output of tools as text if it is really text adds 05e90cefeb4 [NFC] Disallow unused prefixes under llvm/test/CodeGen adds c1ae378205d [mlir][vector] Add side-effect information to different loa [...] adds 53c866c286a Enable python bindings for tensor, shape and linalg dialects. adds cceb1bfcbbc [mlir][CAPI] Introduce standard source layout for mlir-c di [...] adds 110775809ad Revert "[mlir][linalg] Support parsing attributes in named [...] adds 288f3fc5dfe [InstCombine] reduce icmp(ashr X, C1), C2 to sign-bit test adds 32c073acb32 [GlobalISel] Map extractelt to G_EXTRACT_VECTOR_ELT adds aefeb5f136e [libc][NFC] Make __support/common.h an in tree header. adds 9b222b108a2 [c++20] Don't consider string literal operator templates fo [...] adds f4cec703ec8 Add an assert to CGDebugInfo::getTypeOrNull adds 7989684a2e4 [RISCV] Add scalable vector fadd/fsub/fmul/fdiv ISel patterns adds 046612d29d7 [mlir][vector] verify memref of vector memory ops adds a808d89d355 [PredicateInfo] Add test for one unknown condition in and/or (NFC) adds 00f773cf424 [SCCP] Fix misclassified conditions in test (NFC) adds b88c8f1aab5 CGDebugInfo: Delete unused parameters adds 32bcfcda4e2 Rename debug linkage name with -funique-internal-linkage-names adds a81c68ae6be [OpenMP] Take elf_common.c as a interface library adds 9ecc991c559 [RISCV] Add scalable vector vselect ISel patterns adds 0a23fbd28c7 clang: Always pass PowerPC endian information to GNU as adds 762ffc95550 Update syntax for tensor and memref types to match parser. adds 278a3ea1b27 [RISCV] Use vmv.v.i vd, 0 instead of vmv.v.x vd, x0 for llv [...] adds c22bc5f1f8b [SimplifyCFG] SwitchToLookupTable(): don't insert a DomTree [...] adds c0de0a1b72c [SimplifyCFG] SimplifyBranchOnICmpChain(): don't insert a D [...] adds f9ba3477063 [SimplifyCFG] FoldValueComparisonIntoPredecessors(): don't [...] adds 90a92f8b4d7 [NFCI][Utils/Local] removeUnreachableBlocks(): cleanup supp [...] adds 81afeacd379 [SimplifyCFGPass] mergeEmptyReturnBlocks(): skip blocks sch [...] adds ec8a6c11db4 [SimplifyCFGPass] iterativelySimplifyCFG(): support lazy Do [...] adds 5ccff5aaa68 ADT: Fix pointer comparison UB in SmallVector adds 7470017f247 [RISCV] Define the vfclass RVV intrinsics adds f635bcd1610 NFC: Pre-commit test: -Wpointer-sign with plain char to [un [...] adds c6ffe4d76fb [clang] Fix message text for `-Wpointer-sign` to account fo [...] adds eefd420e003 [github] Move repo lockdown config into llvm-project repo adds f75f391fc68 [MLIR][Linalg] Refactor transforms to use linalg::getDynOpe [...] adds f9902514fe5 [MC] Make getEHFrameSection const like every other getter (NFC) adds ef50c07b1fa [JITLink] Add a new PostAllocationPasses list. adds 70474dfebcd [VE][compiler-rt] Add VE as a target of crt adds 9f8b25769ef [WebAssembly] Ensure terminate pads are a single BB adds 905623b64df [NFC][LICM] Minor improvements to debug output adds 0871d6d5164 [OpenMP] Move memory manager to plugin and make it a common [...] adds 89e8eb946d8 [llvm] Use llvm::find_if (NFC) adds 8590a3e3adc [llvm] Use *Set::contains (NFC) adds e5b4dbab041 [llvm] Simplify string comparisons (NFC) adds b1c304c4946 [CodeGen] Try to make the print of memory operand alignment [...] adds edde2eb1d20 Add unconditional logging to debugserver for launch/attach [...] adds f9ef3a60037 [SelectionDAG] Make isConstantIntBuildVectorOrConstantInt a [...] adds b688c5875d0 [CMake] Split the target side of runtimes build adds df74c001fa5 [DAGCombiner] Replace static helper function isConstantFPBu [...] adds 93ad0edf674 [ELF] Drop .rel[a].debug_gnu_pub{names,types} for --gdb-ind [...] adds 1cc5235712f [WebAssembly] Misc. refactoring in CFGStackify (NFC) adds 215ed9b33cc Adapt CastExpr::getSubExprAsWritten to ConstantExpr adds c8a914db5c6 [LiveDebugValues] Fix comparison operator in VarLocBasedImpl adds 6a195491b60 [AMDGPU] Fix failing assert with scratch ST mode adds 7ab803095ae [clang][cli] Remove -f[no-]trapping-math from -cc1 command line adds bd30a796fc4 [mlir] use built-in vector types instead of LLVM dialect ty [...] adds e8287cb2b29 [Test] Add failing test for PR48725 adds c93b9559390 [WebAssembly] Remove more unnecessary brs in CFGStackify adds 9ec72cfc61a [llvm-readef/obj] - Change the design structure of ELF dump [...] adds 1e11402aa8e [llvm-readobj] - Add 'override' to fix build bots. adds cc91efdabee [llvm-readobj] - An attempt to fix BB. adds 4744478b99f [mlir][openmp][NFCI] Rename `continuationIP` to `continuati [...] adds 891b4873c12 [llvm-readobj] - One more attempt to fix BB. adds c1e08f0073e [clang][AST] Get rid of an alignment hack in DeclObjC.h [NFCI] adds f264f9ad7df [SlotIndexes] Fix and simplify basic block splitting adds 794e3d94d5a [AMDGPU][GlobalISel] Remove some duplicate RUN lines adds 60df7c08b1f [obj2yaml,yaml2obj] - Fix issues with creating/dumping grou [...] adds c15a57cc1a8 [obj2yaml] - Don't crash when an object has an empty symbol table. adds a06aa1037c1 Revert "[Test] Add failing test for PR48725" adds ace516fb33d Change the LLVM_ATTRIBUTE_DEPRECATED macro to use C++14 attribute. adds 09db958e37b [RISCV] Improve scalable-vector shift tests (NFC) adds a5212b5c91c [X86][SSE] combineSubToSubus - remove SSE2 early-out. adds c4944a6f53f [Fixed Point] Add codegen for conversion between fixed-poin [...] No new revisions were added by this update. Summary of changes: .github/lockdown.yml | 8 + clang-tools-extra/clangd/XRefs.cpp | 11 + clang-tools-extra/clangd/tool/Check.cpp | 1 + .../unittests/GlobalCompilationDatabaseTests.cpp | 75 +- clang/docs/ClangOffloadBundler.rst | 4 +- clang/include/clang/AST/DeclObjC.h | 30 +- clang/include/clang/Basic/Attr.td | 16 + clang/include/clang/Basic/AttrDocs.td | 25 + clang/include/clang/Basic/DiagnosticOptions.h | 12 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 25 +- clang/include/clang/Driver/Options.td | 116 +- clang/include/clang/Sema/Sema.h | 5 + clang/lib/AST/DeclObjC.cpp | 4 +- clang/lib/AST/Expr.cpp | 2 +- clang/lib/CodeGen/CGCall.cpp | 15 + clang/lib/CodeGen/CGDebugInfo.cpp | 18 +- clang/lib/CodeGen/CGDebugInfo.h | 8 +- clang/lib/CodeGen/CGExprScalar.cpp | 37 +- clang/lib/CodeGen/CodeGenFunction.cpp | 3 +- clang/lib/Driver/ToolChains/Clang.cpp | 4 +- clang/lib/Driver/ToolChains/Gnu.cpp | 2 + clang/lib/Format/Format.cpp | 16 +- clang/lib/Frontend/CompilerInvocation.cpp | 173 +- clang/lib/Headers/altivec.h | 40 + clang/lib/Sema/SemaChecking.cpp | 38 + clang/lib/Sema/SemaDecl.cpp | 4 + clang/lib/Sema/SemaDeclAttr.cpp | 77 + clang/lib/Sema/SemaExpr.cpp | 10 + clang/lib/Sema/SemaLookup.cpp | 7 + ...sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.cpp | 7 +- clang/test/CodeGen/attr-arm-sve-vector-bits-call.c | 93 +- clang/test/CodeGen/attr-arm-sve-vector-bits-cast.c | 27 +- .../CodeGen/attr-arm-sve-vector-bits-codegen.c | 27 +- clang/test/CodeGen/builtins-ppc-vsx.c | 60 + clang/test/CodeGen/fpconstrained.c | 4 +- clang/test/CodeGen/fpconstrained.cpp | 4 +- clang/test/CodeGen/noexceptionsfpmath.c | 2 +- .../test/CodeGen/unique-internal-linkage-names.cpp | 20 +- clang/test/CodeGenCUDA/propagate-metadata.cu | 12 +- clang/test/Driver/fast-math.c | 4 - clang/test/Driver/fp-model.c | 8 - clang/test/Driver/ppc-features.cpp | 27 +- clang/test/Frontend/fixed_point_compound.c | 110 + clang/test/Frontend/fixed_point_conversions.c | 299 ++ clang/test/Frontend/fixed_point_conversions_half.c | 309 ++ ...pragma-attribute-supported-attributes-list.test | 2 + clang/test/Parser/fp-floatcontrol-syntax.cpp | 4 +- clang/test/Sema/attr-enforce-tcb-errors.cpp | 80 + clang/test/Sema/attr-enforce-tcb.c | 65 + clang/test/Sema/attr-enforce-tcb.cpp | 70 + clang/test/Sema/incompatible-sign.c | 18 + clang/test/Sema/incompatible-sign.cpp | 14 + clang/test/SemaCXX/cxx2a-user-defined-literals.cpp | 29 + clang/test/SemaObjC/objc-cf-audited-warning.m | 2 +- clang/unittests/Format/SortIncludesTest.cpp | 112 + .../unittests/Frontend/CompilerInvocationTest.cpp | 15 + clang/unittests/Tooling/CastExprTest.cpp | 20 + compiler-rt/cmake/config-ix.cmake | 3 +- flang/lib/Semantics/check-directive-structure.h | 15 +- flang/lib/Semantics/check-omp-structure.cpp | 3 +- flang/test/Frontend/multiple-input-files.f90 | 10 +- flang/test/Semantics/omp-device-constructs.f90 | 2 +- libc/src/__support/CMakeLists.txt | 10 +- libc/src/__support/{common.h.def => common.h} | 18 +- .../algorithm.version.pass.cpp | 2 + .../support.limits.general/any.version.pass.cpp | 2 + .../support.limits.general/array.version.pass.cpp | 2 + .../support.limits.general/atomic.version.pass.cpp | 2 + .../barrier.version.pass.cpp | 2 + .../support.limits.general/bit.version.pass.cpp | 2 + .../support.limits.general/chrono.version.pass.cpp | 2 + .../support.limits.general/cmath.version.pass.cpp | 2 + .../compare.version.pass.cpp | 2 + .../complex.version.pass.cpp | 2 + .../concepts.version.pass.cpp | 2 + .../cstddef.version.pass.cpp | 2 + .../support.limits.general/deque.version.pass.cpp | 2 + .../exception.version.pass.cpp | 2 + .../execution.version.pass.cpp | 2 + .../filesystem.version.pass.cpp | 2 + .../forward_list.version.pass.cpp | 2 + .../functional.version.pass.cpp | 2 + .../iomanip.version.pass.cpp | 2 + .../istream.version.pass.cpp | 2 + .../iterator.version.pass.cpp | 2 + .../support.limits.general/latch.version.pass.cpp | 2 + .../support.limits.general/limits.version.pass.cpp | 2 + .../support.limits.general/list.version.pass.cpp | 2 + .../support.limits.general/locale.version.pass.cpp | 2 + .../support.limits.general/map.version.pass.cpp | 2 + .../support.limits.general/memory.version.pass.cpp | 2 + .../support.limits.general/mutex.version.pass.cpp | 2 + .../support.limits.general/new.version.pass.cpp | 2 + .../numbers.version.pass.cpp | 2 + .../numeric.version.pass.cpp | 2 + .../optional.version.pass.cpp | 2 + .../ostream.version.pass.cpp | 2 + .../support.limits.general/regex.version.pass.cpp | 2 + .../scoped_allocator.version.pass.cpp | 2 + .../semaphore.version.pass.cpp | 2 + .../support.limits.general/set.version.pass.cpp | 2 + .../shared_mutex.version.pass.cpp | 2 + .../support.limits.general/span.version.pass.cpp | 2 + .../support.limits.general/string.version.pass.cpp | 2 + .../string_view.version.pass.cpp | 2 + .../support.limits.general/thread.version.pass.cpp | 2 + .../support.limits.general/tuple.version.pass.cpp | 2 + .../type_traits.version.pass.cpp | 2 + .../unordered_map.version.pass.cpp | 2 + .../unordered_set.version.pass.cpp | 2 + .../utility.version.pass.cpp | 2 + .../variant.version.pass.cpp | 2 + .../support.limits.general/vector.version.pass.cpp | 2 + .../version.version.pass.cpp | 2 + .../generate_feature_test_macro_components.py | 2 + lld/ELF/Driver.cpp | 11 +- lld/ELF/SyntheticSections.cpp | 7 + lld/test/ELF/debug-gnu-pubnames.s | 18 - lld/test/ELF/gdb-index.s | 15 +- lld/test/ELF/lto/exclude-libs-libcall.ll | 28 + lld/test/wasm/debug-removed-fn.ll | 2 +- .../Shell/SymbolFile/NativePDB/disassembly.cpp | 4 +- lldb/test/Shell/SymbolFile/NativePDB/load-pdb.cpp | 2 +- .../tools/debugserver/source/MacOSX/MachProcess.mm | 139 +- lldb/tools/debugserver/source/MacOSX/MachTask.mm | 11 +- lldb/tools/debugserver/source/RNBRemote.cpp | 19 +- lldb/tools/debugserver/source/debugserver.cpp | 46 +- lldb/unittests/Host/PipeTest.cpp | 3 + llvm/docs/AMDGPUUsage.rst | 48 +- llvm/include/llvm/ADT/IntrusiveRefCntPtr.h | 6 + llvm/include/llvm/ADT/SmallVector.h | 41 +- llvm/include/llvm/Analysis/LoopCacheAnalysis.h | 6 +- llvm/include/llvm/CodeGen/FastISel.h | 25 +- llvm/include/llvm/CodeGen/LiveIntervals.h | 5 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 6 +- llvm/include/llvm/CodeGen/SlotIndexes.h | 45 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 7 +- .../include/llvm/ExecutionEngine/JITLink/JITLink.h | 22 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 5 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 4 + llvm/include/llvm/IR/FixedPointBuilder.h | 59 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 30 +- llvm/include/llvm/IR/IntrinsicsVE.td | 18 + llvm/include/llvm/IR/Value.h | 4 + llvm/include/llvm/MC/MCObjectFileInfo.h | 4 +- llvm/include/llvm/Option/OptParser.td | 1 + .../include/llvm/Passes/StandardInstrumentations.h | 14 +- llvm/include/llvm/Support/Compiler.h | 16 +- llvm/include/llvm/Support/InstructionCost.h | 8 - .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 2 +- llvm/lib/Analysis/AliasAnalysis.cpp | 4 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 6 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 17 +- llvm/lib/CodeGen/InlineSpiller.cpp | 42 +- .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 5 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 2 +- llvm/lib/CodeGen/MachineOperand.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 96 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 246 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 +- llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 2 +- .../lib/ExecutionEngine/JITLink/JITLinkGeneric.cpp | 14 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 25 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 21 +- llvm/lib/IR/LegacyPassManager.cpp | 3 +- llvm/lib/IR/Value.cpp | 12 + llvm/lib/MC/MCSectionMachO.cpp | 20 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 5 +- llvm/lib/Option/OptTable.cpp | 2 +- llvm/lib/Passes/StandardInstrumentations.cpp | 52 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 11 +- llvm/lib/Target/AArch64/AArch64InstrGISel.td | 2 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 14 + .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 195 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 1 + llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 104 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 13 + llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 1 + llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 87 +- .../Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 1 - llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 42 + llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 22 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 16 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 161 + llvm/lib/Target/SystemZ/SystemZScheduleZ13.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ14.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ15.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ196.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZEC12.td | 2 +- llvm/lib/Target/VE/VEInstrIntrinsicVL.td | 31 + .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 102 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 77 + .../Target/WebAssembly/WebAssemblyUtilities.cpp | 14 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 5 + llvm/lib/Target/X86/X86ISelLowering.cpp | 82 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 208 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 15 + llvm/lib/Transforms/Scalar/GVNHoist.cpp | 1 - llvm/lib/Transforms/Scalar/LICM.cpp | 16 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 17 +- llvm/lib/Transforms/Utils/Local.cpp | 44 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 5 +- .../Utils/UniqueInternalLinkageNames.cpp | 20 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 55 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 72 +- llvm/lib/Transforms/Vectorize/VPlan.h | 16 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 4 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 11 +- llvm/runtimes/CMakeLists.txt | 939 ++-- llvm/test/Analysis/CostModel/ARM/arith-overflow.ll | 48 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 110 +- .../CostModel/ARM/mve-gather-scatter-cost.ll | 6 +- .../CodeGen/AArch64/GlobalISel/inline-memcpy.mir | 4 +- .../GlobalISel/legalize-non-pow2-load-store.mir | 4 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 8 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-call.ll | 15 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-gv.ll | 6 +- .../CodeGen/AArch64/arm64-fast-isel-intrinsic.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-fast-isel.ll | 21 +- .../AArch64/arm64-patchpoint-webkit_jscc.ll | 18 +- llvm/test/CodeGen/AArch64/cfguard-checks.ll | 4 +- .../AArch64/dag-combine-insert-subvector.ll | 28 + llvm/test/CodeGen/AArch64/elf-globals-static.ll | 10 + llvm/test/CodeGen/AArch64/large-stack.ll | 3 +- .../CodeGen/AArch64/sve-masked-gather-legalize.ll | 106 + llvm/test/CodeGen/AArch64/swifterror.ll | 8 +- .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 8 +- .../GlobalISel/legalize-extract-vector-elt.mir | 252 +- .../GlobalISel/legalize-insert-vector-elt.mir | 126 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 5111 -------------------- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 4359 ----------------- .../regbankselect-amdgcn.s.buffer.load.ll | 48 +- .../AMDGPU/GlobalISel/regbankselect-load.mir | 36 +- llvm/test/CodeGen/AMDGPU/lit.local.cfg | 10 - llvm/test/CodeGen/AMDGPU/memory_clause.ll | 278 ++ llvm/test/CodeGen/ARM/fast-isel-call.ll | 72 +- llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll | 14 +- .../ARM/fast-isel-ldr-str-thumb-neg-index.ll | 18 +- llvm/test/CodeGen/ARM/fast-isel-ldrh-strh-arm.ll | 38 +- llvm/test/CodeGen/ARM/fast-isel-select.ll | 46 +- llvm/test/CodeGen/ARM/fast-isel-vararg.ll | 6 +- llvm/test/CodeGen/ARM/fast-isel.ll | 19 +- llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 12 +- llvm/test/CodeGen/ARM/swifterror.ll | 6 +- llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll | 21 + .../MIR/X86/expected-align-in-memory-operand.mir | 4 +- ...ted-alignment-after-align-in-memory-operand.mir | 4 +- .../expected-positive-alignment-after-align.mir | 4 +- llvm/test/CodeGen/MIR/X86/memory-operands.mir | 36 +- llvm/test/CodeGen/Mips/Fast-ISel/callabi.ll | 74 +- llvm/test/CodeGen/Mips/Fast-ISel/fastalloca.ll | 2 +- llvm/test/CodeGen/Mips/Fast-ISel/fpcmpa.ll | 100 +- llvm/test/CodeGen/Mips/Fast-ISel/icmpa.ll | 32 +- llvm/test/CodeGen/Mips/Fast-ISel/logopm.ll | 18 +- llvm/test/CodeGen/Mips/Fast-ISel/overflt.ll | 4 +- llvm/test/CodeGen/Mips/Fast-ISel/shftopm.ll | 12 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestore.ll | 6 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestorei.ll | 10 +- .../store_split_because_of_memsize_or_align.mir | 28 +- .../CodeGen/Mips/GlobalISel/regbankselect/load.mir | 2 +- .../regbankselect/long_ambiguous_chain_s32.mir | 18 +- .../regbankselect/long_ambiguous_chain_s64.mir | 18 +- .../Mips/GlobalISel/regbankselect/store.mir | 2 +- .../CodeGen/Mips/emergency-spill-slot-near-fp.ll | 3 + llvm/test/CodeGen/NVPTX/f16-instructions.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 52 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 4 +- llvm/test/CodeGen/PowerPC/aix32-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/aix64-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/elf-common.ll | 6 +- llvm/test/CodeGen/PowerPC/fast-isel-load-store.ll | 54 +- llvm/test/CodeGen/PowerPC/lower-massv.ll | 2 +- llvm/test/CodeGen/PowerPC/mcm-1.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-13.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-2.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-3.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-6.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-9.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-default.ll | 4 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 4 +- llvm/test/CodeGen/PowerPC/ppc32-pic.ll | 6 +- llvm/test/CodeGen/PowerPC/srem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 8 +- llvm/test/CodeGen/PowerPC/testComparesigeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsi.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltss.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltus.ll | 6 +- llvm/test/CodeGen/PowerPC/urem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/vec_splat.ll | 4 +- .../CodeGen/PowerPC/vector-popcnt-128-ult-ugt.ll | 10 +- llvm/test/CodeGen/PowerPC/vmladduhm.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 2748 +++++++++++ llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 2748 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 512 ++ llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 698 +++ llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll | 380 ++ llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 379 ++ llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 379 ++ llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 783 +++ llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll | 755 +++ llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 109 + llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/VE/VELIntrinsics/extract.ll | 33 + llvm/test/CodeGen/VE/VELIntrinsics/insert.ll | 32 + llvm/test/CodeGen/VE/VELIntrinsics/vmrg.ll | 35 + llvm/test/CodeGen/VE/VELIntrinsics/vmv.ll | 91 +- llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 95 +- llvm/test/CodeGen/WebAssembly/exception.ll | 68 + llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 133 + llvm/test/CodeGen/X86/atomic-unordered.ll | 21 +- llvm/test/CodeGen/X86/atomic64.ll | 4 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 6 +- llvm/test/CodeGen/X86/avx512-mask-zext-bugfix.ll | 2 +- llvm/test/CodeGen/X86/bmi-intrinsics-fast-isel.ll | 4 +- llvm/test/CodeGen/X86/bug47278.mir | 8 +- llvm/test/CodeGen/X86/crash-O0.ll | 13 +- llvm/test/CodeGen/X86/fast-isel-call-cleanup.ll | 2 +- llvm/test/CodeGen/X86/fast-isel-constant.ll | 24 - llvm/test/CodeGen/X86/fast-isel-mem.ll | 16 +- llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll | 74 + llvm/test/CodeGen/X86/fast-isel-select.ll | 8 +- llvm/test/CodeGen/X86/horizontal-shuffle-2.ll | 282 +- llvm/test/CodeGen/X86/horizontal-shuffle-3.ll | 114 + llvm/test/CodeGen/X86/horizontal-sum.ll | 1189 +++++ llvm/test/CodeGen/X86/inreg.ll | 4 +- llvm/test/CodeGen/X86/lit.local.cfg | 8 - llvm/test/CodeGen/X86/lvi-hardening-loads.ll | 2 +- llvm/test/CodeGen/X86/lzcnt-cmp.ll | 192 +- llvm/test/CodeGen/X86/membarrier.ll | 2 +- llvm/test/CodeGen/X86/pr32241.ll | 10 +- llvm/test/CodeGen/X86/pr32256.ll | 4 +- llvm/test/CodeGen/X86/pr32284.ll | 16 +- llvm/test/CodeGen/X86/pr32340.ll | 52 +- llvm/test/CodeGen/X86/pr32345.ll | 8 +- llvm/test/CodeGen/X86/pr32484.ll | 2 +- llvm/test/CodeGen/X86/pr44749.ll | 2 - llvm/test/CodeGen/X86/psubus.ll | 293 +- llvm/test/CodeGen/X86/sink-local-value.ll | 2 +- llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 16 +- .../X86/vector-constrained-fp-intrinsics.ll | 766 +-- llvm/test/CodeGen/X86/vector-trunc.ll | 8 +- llvm/test/CodeGen/X86/volatile.ll | 38 +- llvm/test/CodeGen/{X86 => }/lit.local.cfg | 3 - llvm/test/DebugInfo/COFF/lines-bb-start.ll | 1 - llvm/test/DebugInfo/Mips/delay-slot.ll | 3 +- llvm/test/DebugInfo/X86/fission-ranges.ll | 24 +- llvm/test/DebugInfo/X86/prologue-stack.ll | 2 +- .../AArch64/armv8.3a-signed-pointer.txt | 2 + llvm/test/Other/change-printer.ll | 151 + llvm/test/Transforms/InstCombine/icmp-shr.ll | 78 +- .../Transforms/LoopVectorize/vplan-printing.ll | 4 +- .../Transforms/OpenMP/parallel_region_merging.ll | 1955 +++++++- llvm/test/Transforms/SCCP/conditions-ranges.ll | 48 +- .../unique-internal-linkage-names.ll | 50 + .../unique_symbol_names.ll | 4 +- .../unique-internal-linkage-names.ll | 24 - .../Transforms/Util/PredicateInfo/testandor.ll | 74 + llvm/test/tools/llvm-elfabi/fail-file-write.test | 2 +- llvm/test/tools/llvm-profdata/csprof-dump.test | 2 +- llvm/test/tools/llvm-profdata/instr-remap.test | 2 +- llvm/test/tools/llvm-readobj/ELF/gnu-notes.test | 8 +- .../llvm-readobj/ELF/note-core-ntfile-bad.test | 8 +- .../tools/llvm-readobj/ELF/relocation-errors.test | 8 +- llvm/test/tools/llvm-readobj/ELF/relocations.test | 8 +- llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 30 +- llvm/test/tools/obj2yaml/ELF/no-symtab.yaml | 34 + llvm/test/tools/obj2yaml/ELF/section-group.yaml | 80 +- llvm/test/tools/obj2yaml/ELF/symbol.yaml | 41 + llvm/test/tools/yaml2obj/ELF/group.yaml | 14 +- llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 6 +- llvm/tools/llvm-exegesis/lib/Analysis.cpp | 9 +- .../llvm-exegesis/lib/SchedClassResolution.cpp | 10 +- llvm/tools/llvm-link/llvm-link.cpp | 3 +- llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/tools/llvm-objcopy/COFF/Object.cpp | 4 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 8 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 6 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 1055 ++-- llvm/tools/obj2yaml/dwarf2yaml.cpp | 4 +- llvm/tools/obj2yaml/elf2yaml.cpp | 80 +- llvm/unittests/ADT/IntrusiveRefCntPtrTest.cpp | 16 + llvm/unittests/MI/LiveIntervalTest.cpp | 41 + llvm/unittests/Support/InstructionCostTest.cpp | 4 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 72 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 6 +- llvm/utils/TableGen/OptParserEmitter.cpp | 12 +- mlir/cmake/modules/AddMLIRPythonExtension.cmake | 26 +- mlir/docs/ConversionToLLVMDialect.md | 4 +- mlir/docs/Dialects/LLVM.md | 4 +- mlir/docs/LangRef.md | 12 +- mlir/docs/OpDefinitions.md | 165 + mlir/docs/SPIRVToLLVMDialectConversion.md | 18 +- mlir/include/mlir-c/AffineExpr.h | 23 +- mlir/include/mlir-c/AffineMap.h | 16 +- mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir-c/BuiltinTypes.h | 8 +- mlir/include/mlir-c/Dialect/Linalg.h | 25 + mlir/include/mlir-c/Dialect/SCF.h | 25 + mlir/include/mlir-c/Dialect/Shape.h | 25 + .../{StandardDialect.h => Dialect/Standard.h} | 22 +- mlir/include/mlir-c/Dialect/Tensor.h | 25 + mlir/include/mlir-c/Registration.h | 55 +- mlir/include/mlir/CAPI/Registration.h | 40 + .../mlir/Conversion/AsyncToLLVM/AsyncToLLVM.h | 16 + .../StandardToLLVM/ConvertStandardToLLVM.h | 2 +- mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 2 +- mlir/include/mlir/Dialect/GPU/Passes.td | 1 + mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 10 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 49 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 8 + mlir/include/mlir/Dialect/Linalg/Passes.td | 22 +- .../mlir/Dialect/Linalg/Transforms/Transforms.h | 58 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 4 +- .../include/mlir/Dialect/StandardOps/Utils/Utils.h | 32 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 18 +- mlir/include/mlir/IR/BuiltinTypes.h | 219 +- mlir/include/mlir/IR/BuiltinTypes.td | 240 + mlir/include/mlir/IR/OpBase.td | 82 + mlir/include/mlir/TableGen/Builder.h | 85 + mlir/include/mlir/TableGen/Operator.h | 7 + mlir/include/mlir/TableGen/TypeDef.h | 43 +- .../LLVMIR/CPU/test-vector-reductions-fp.mlir | 32 +- .../LLVMIR/CPU/test-vector-reductions-int.mlir | 30 +- mlir/lib/Bindings/Python/CMakeLists.txt | 20 +- mlir/lib/Bindings/Python/IRModules.cpp | 579 ++- mlir/lib/Bindings/Python/IRModules.h | 29 + mlir/lib/Bindings/Python/LinalgOps.td | 16 + mlir/lib/Bindings/Python/ShapeOps.td | 15 + mlir/lib/Bindings/Python/TensorOps.td | 15 + mlir/lib/CAPI/CMakeLists.txt | 2 +- mlir/lib/CAPI/Dialect/CMakeLists.txt | 48 + mlir/lib/CAPI/Dialect/Linalg.cpp | 14 + mlir/lib/CAPI/Dialect/SCF.cpp | 13 + mlir/lib/CAPI/Dialect/Shape.cpp | 13 + mlir/lib/CAPI/Dialect/Standard.cpp | 13 + mlir/lib/CAPI/Dialect/Tensor.cpp | 14 + mlir/lib/CAPI/IR/AffineExpr.cpp | 20 + mlir/lib/CAPI/IR/AffineMap.cpp | 17 +- mlir/lib/CAPI/IR/BuiltinTypes.cpp | 11 + mlir/lib/CAPI/Standard/CMakeLists.txt | 7 - mlir/lib/CAPI/Standard/StandardDialect.cpp | 25 - mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 73 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 6 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 4 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 4 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 37 +- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 7 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 16 +- .../Dialect/GPU/Transforms/AsyncRegionRewriter.cpp | 4 +- mlir/lib/Dialect/GPU/Transforms/PassDetail.h | 1 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 54 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 14 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 143 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 4 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 126 +- mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 13 +- .../Linalg/Transforms/ElementwiseToLinalg.cpp | 17 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 99 +- mlir/lib/Dialect/Linalg/Transforms/Loops.cpp | 83 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 5 +- mlir/lib/Dialect/StandardOps/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/Utils/Utils.cpp | 28 + mlir/lib/Dialect/Vector/VectorOps.cpp | 48 +- mlir/lib/IR/BuiltinTypes.cpp | 46 +- mlir/lib/IR/MLIRContext.cpp | 8 - mlir/lib/IR/TypeDetail.h | 43 - mlir/lib/Parser/AttributeParser.cpp | 5 + mlir/lib/Parser/TypeParser.cpp | 6 +- mlir/lib/TableGen/Builder.cpp | 74 + mlir/lib/TableGen/CMakeLists.txt | 1 + mlir/lib/TableGen/Operator.cpp | 12 + mlir/lib/TableGen/TypeDef.cpp | 53 + mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 14 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 8 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 15 +- mlir/lib/Target/SPIRV/Deserialization.cpp | 139 +- mlir/lib/Target/SPIRV/Serialization.cpp | 49 + mlir/lib/Transforms/BufferDeallocation.cpp | 10 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 10 +- mlir/test/Bindings/Python/CMakeLists.txt | 4 +- mlir/test/Bindings/Python/ir_affine_expr.py | 275 ++ mlir/test/Bindings/Python/ir_affine_map.py | 148 + mlir/test/Bindings/Python/ir_types.py | 16 +- mlir/test/CAPI/ir.c | 52 +- .../Conversion/ArmNeonToLLVM/convert-to-llvm.mlir | 6 +- .../lower-alloc-to-gpu-runtime-calls.mlir | 11 +- .../SPIRVToLLVM/arithmetic-ops-to-llvm.mlir | 26 +- .../SPIRVToLLVM/bitwise-ops-to-llvm.mlir | 94 +- .../Conversion/SPIRVToLLVM/cast-ops-to-llvm.mlir | 28 +- .../SPIRVToLLVM/comparison-ops-to-llvm.mlir | 44 +- .../SPIRVToLLVM/constant-op-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/func-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/glsl-ops-to-llvm.mlir | 24 +- .../SPIRVToLLVM/logical-ops-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/memory-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/misc-ops-to-llvm.mlir | 10 +- .../Conversion/SPIRVToLLVM/shift-ops-to-llvm.mlir | 36 +- .../SPIRVToLLVM/spirv-types-to-llvm.mlir | 6 +- .../StandardToLLVM/convert-to-llvmir.mlir | 140 +- .../StandardToLLVM/standard-to-llvm.mlir | 20 +- .../VectorToLLVM/vector-mask-to-llvm.mlir | 40 +- .../VectorToLLVM/vector-reduction-to-llvm.mlir | 16 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 726 +-- .../Conversion/VectorToROCDL/vector-to-rocdl.mlir | 8 +- .../Conversion/VectorToSCF/vector-to-loops.mlir | 16 +- mlir/test/Dialect/LLVMIR/dialect-cast.mlir | 17 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 62 +- mlir/test/Dialect/LLVMIR/nvvm.mlir | 8 +- mlir/test/Dialect/LLVMIR/rocdl.mlir | 164 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 36 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 12 +- mlir/test/Dialect/LLVMIR/types.mlir | 8 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 36 + mlir/test/Dialect/Linalg/loop-order.mlir | 24 + mlir/test/Dialect/Linalg/reshape_fusion.mlir | 166 +- .../Linalg/reshape_linearization_fusion.mlir | 145 +- mlir/test/Dialect/SPIRV/IR/structure-ops.mlir | 14 + mlir/test/Dialect/Vector/canonicalize.mlir | 35 + mlir/test/Dialect/Vector/invalid.mlir | 31 + mlir/test/IR/invalid-ops.mlir | 8 + mlir/test/Target/SPIRV/spec-constant.mlir | 31 + mlir/test/Target/arm-neon.mlir | 22 +- mlir/test/Target/arm-sve.mlir | 56 +- mlir/test/Target/avx512.mlir | 20 +- mlir/test/Target/import.ll | 6 +- mlir/test/Target/llvmir-intrinsics.mlir | 172 +- mlir/test/Target/llvmir-types.mlir | 10 +- mlir/test/Target/llvmir.mlir | 84 +- mlir/test/Target/nvvmir.mlir | 6 +- mlir/test/Target/rocdl.mlir | 110 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 20 +- mlir/test/lib/Dialect/Test/TestTypes.cpp | 2 +- mlir/test/mlir-tblgen/typedefs.td | 24 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 98 +- mlir/tools/mlir-tblgen/TypeDefGen.cpp | 245 +- openmp/libomptarget/plugins/CMakeLists.txt | 33 +- openmp/libomptarget/plugins/amdgpu/CMakeLists.txt | 1 + openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/common/CMakeLists.txt | 14 + .../plugins/common/MemoryManager/CMakeLists.txt | 11 + .../plugins/common/MemoryManager/MemoryManager.h | 341 ++ .../plugins/common/elf_common/CMakeLists.txt | 15 + .../{elf_common.c => elf_common/elf_common.h} | 6 +- openmp/libomptarget/plugins/cuda/CMakeLists.txt | 2 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 102 +- .../plugins/generic-elf-64bit/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/ve/CMakeLists.txt | 1 + openmp/libomptarget/plugins/ve/src/rtl.cpp | 2 +- openmp/libomptarget/src/CMakeLists.txt | 1 - openmp/libomptarget/src/MemoryManager.cpp | 262 - openmp/libomptarget/src/MemoryManager.h | 95 - openmp/libomptarget/src/device.cpp | 24 +- openmp/libomptarget/src/device.h | 4 - runtimes/CMakeLists.txt | 200 + {llvm/runtimes => runtimes}/Components.cmake.in | 0 602 files changed, 29014 insertions(+), 18651 deletions(-) create mode 100644 .github/lockdown.yml create mode 100644 clang/test/Frontend/fixed_point_conversions_half.c create mode 100644 clang/test/Sema/attr-enforce-tcb-errors.cpp create mode 100644 clang/test/Sema/attr-enforce-tcb.c create mode 100644 clang/test/Sema/attr-enforce-tcb.cpp create mode 100644 clang/test/Sema/incompatible-sign.cpp rename libc/src/__support/{common.h.def => common.h} (54%) delete mode 100644 lld/test/ELF/debug-gnu-pubnames.s create mode 100644 lld/test/ELF/lto/exclude-libs-libcall.ll create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-insert-subvector.ll create mode 100644 llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/extract.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/insert.ll create mode 100644 llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll delete mode 100644 llvm/test/CodeGen/X86/fast-isel-constant.ll create mode 100644 llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-shuffle-3.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-sum.ll copy llvm/test/CodeGen/{X86 => }/lit.local.cfg (82%) create mode 100644 llvm/test/Transforms/UniqueInternalLinkageNames/unique-internal [...] delete mode 100644 llvm/test/Transforms/UniqueLinkageNames/unique-internal-linkage [...] create mode 100644 mlir/include/mlir-c/Dialect/Linalg.h create mode 100644 mlir/include/mlir-c/Dialect/SCF.h create mode 100644 mlir/include/mlir-c/Dialect/Shape.h rename mlir/include/mlir-c/{StandardDialect.h => Dialect/Standard.h} (52%) create mode 100644 mlir/include/mlir-c/Dialect/Tensor.h create mode 100644 mlir/include/mlir/CAPI/Registration.h create mode 100644 mlir/include/mlir/Dialect/StandardOps/Utils/Utils.h create mode 100644 mlir/include/mlir/TableGen/Builder.h create mode 100644 mlir/lib/Bindings/Python/LinalgOps.td create mode 100644 mlir/lib/Bindings/Python/ShapeOps.td create mode 100644 mlir/lib/Bindings/Python/TensorOps.td create mode 100644 mlir/lib/CAPI/Dialect/CMakeLists.txt create mode 100644 mlir/lib/CAPI/Dialect/Linalg.cpp create mode 100644 mlir/lib/CAPI/Dialect/SCF.cpp create mode 100644 mlir/lib/CAPI/Dialect/Shape.cpp create mode 100644 mlir/lib/CAPI/Dialect/Standard.cpp create mode 100644 mlir/lib/CAPI/Dialect/Tensor.cpp delete mode 100644 mlir/lib/CAPI/Standard/CMakeLists.txt delete mode 100644 mlir/lib/CAPI/Standard/StandardDialect.cpp create mode 100644 mlir/lib/Dialect/StandardOps/Utils/Utils.cpp create mode 100644 mlir/lib/TableGen/Builder.cpp create mode 100644 mlir/test/Bindings/Python/ir_affine_expr.py create mode 100644 mlir/test/Dialect/Linalg/loop-order.mlir create mode 100644 openmp/libomptarget/plugins/common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/MemoryManager.h create mode 100644 openmp/libomptarget/plugins/common/elf_common/CMakeLists.txt rename openmp/libomptarget/plugins/common/{elf_common.c => elf_common/elf_common.h} (93%) delete mode 100644 openmp/libomptarget/src/MemoryManager.cpp delete mode 100644 openmp/libomptarget/src/MemoryManager.h create mode 100644 runtimes/CMakeLists.txt rename {llvm/runtimes => runtimes}/Components.cmake.in (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (9803e39a -> f7a17f13)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 9803e39a 3: update: linux-a0d54b4f5b219fb31f0776e9f53aa137e78ae431: 19306 new f7a17f13 3: update: llvm-qemu: 19306 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (9803e39a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 129 +- 02-prepare_abe/console.log | 366 +- 03-build_llvm/console.log | 13660 ++++++++++++++------------- 04-build_linux/console.log | 806 +- 07-check_regression/console.log | 12 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 88 +- 08-update_baseline/results.regressions | 2 +- console.log | 15061 +++++++++++++++--------------- jenkins/manifest.sh | 14 +- 10 files changed, 15112 insertions(+), 15028 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig updated (7c53f6b671f4 -> e609571b5ffa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-mainline-defconfig in repository toolchain/ci/linux. from 7c53f6b671f4 Linux 5.11-rc3 adds dfe94d4086e4 x86/hyperv: Fix kexec panic/hang issues adds ad0a6bad4475 x86/hyperv: check cpu mask after interrupt has been disabled adds f1ee3e150bd9 Merge tag 'hyperv-fixes-signed-20210111' of git://git.kern [...] adds 72d78717c6d0 nfsd: Fixes for nfsd4_encode_read_plus_data() adds b68f0cbd3f95 nfsd: Don't set eof on a truncated READ_PLUS adds d6c9e4368cc6 NFSD: Fix sparse warning in nfssvc.c adds 4a85a6a3320b SUNRPC: Handle TCP socket sends with kernel_sendpage() again adds 7b723008f9c9 NFSD: Restore NFSv4 decoding's SAVEMEM functionality adds c912fd05fab9 Merge tag 'nfsd-5.11-1' of git://git.linux-nfs.org/project [...] adds 71008734d27f btrfs: print the actual offset in btrfs_root_name adds 29b665cc51e8 btrfs: prevent NULL pointer dereference in extent_io_tree_panic adds 347fb0cfc9ba btrfs: tree-checker: check if chunk item end overflows adds 50e31ef486af btrfs: reloc: fix wrong file extent type check to avoid fa [...] adds e076ab2a2ca7 btrfs: shrink delalloc pages instead of full inodes adds 6e68b9961ff6 Merge tag 'for-5.11-rc3-tag' of git://git.kernel.org/pub/s [...] adds 7bb83f6fc4ee tracing/kprobes: Do the notrace functions check without kp [...] adds a0d54b4f5b21 Merge tag 'trace-v5.11-rc2' of git://git.kernel.org/pub/sc [...] adds 2896c93811e3 scsi: target: Fix XCOPY NAA identifier lookup adds ea49c88f4071 Merge tag 'mkp-scsi-fixes' of git://git.kernel.org/pub/scm [...] adds 3d1a90ab0ed9 NFS4: Fix use-after-free in trace_event_raw_event_nfs4_set_lock adds c98e9daa59a6 NFS: Adjust fs_context error logging adds 86b53fbf08f4 net: sunrpc: interpret the return value of kstrtou32 correctly adds 67bbceedc9bb pNFS: Mark layout for return if return-on-close was not sent adds 078000d02d57 pNFS: We want return-on-close to complete when evicting the inode adds c18d1e17ba2f pNFS: Clean up pnfs_layoutreturn_free_lsegs() adds 2c8d5fc37fe2 pNFS: Stricter ordering of layoutget and layoutreturn adds 1757655d780d NFS/pNFS: Don't call pnfs_free_bucket_lseg() before removi [...] adds 46c9ea1d4fee NFS/pNFS: Don't leak DS commits in pnfs_generic_retry_commit() adds cb2856c59717 NFS/pNFS: Fix a leak of the layout 'plh_outstanding' counter adds 113aac6d567b NFS: nfs_delegation_find_inode_server must first reference [...] adds 896567ee7f17 NFS: nfs_igrab_and_active must first reference the superblock adds e609571b5ffa Merge tag 'nfs-for-5.11-2' of git://git.linux-nfs.org/proj [...] No new revisions were added by this update. Summary of changes: arch/x86/hyperv/hv_init.c | 4 ++ arch/x86/hyperv/mmu.c | 12 +++- arch/x86/include/asm/mshyperv.h | 2 + arch/x86/kernel/cpu/mshyperv.c | 18 ++++++ drivers/hv/vmbus_drv.c | 2 - drivers/target/target_core_xcopy.c | 119 ++++++++++++++++++++++--------------- drivers/target/target_core_xcopy.h | 1 + fs/btrfs/disk-io.c | 2 +- fs/btrfs/extent_io.c | 4 +- fs/btrfs/inode.c | 60 +++++++++++++------ fs/btrfs/print-tree.c | 10 ++-- fs/btrfs/print-tree.h | 2 +- fs/btrfs/relocation.c | 7 ++- fs/btrfs/space-info.c | 4 +- fs/btrfs/tree-checker.c | 7 +++ fs/nfs/delegation.c | 12 ++-- fs/nfs/internal.h | 38 +++++++++--- fs/nfs/nfs4proc.c | 28 ++++----- fs/nfs/nfs4super.c | 4 +- fs/nfs/pnfs.c | 67 +++++++++++---------- fs/nfs/pnfs.h | 8 +-- fs/nfs/pnfs_nfs.c | 22 ++++--- fs/nfsd/nfs4proc.c | 5 ++ fs/nfsd/nfs4xdr.c | 56 ++++++++++------- fs/nfsd/nfssvc.c | 6 -- fs/nfsd/xdr4.h | 1 - kernel/trace/Kconfig | 2 +- kernel/trace/trace_kprobe.c | 2 +- net/sunrpc/addr.c | 2 +- net/sunrpc/svcsock.c | 86 ++++++++++++++++++++++++++- 30 files changed, 398 insertions(+), 195 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross updated (7b09f12773 -> b3f846c59d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross in repository toolchain/ci/qemu. from 7b09f12773 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds b115ea3a0d gitlab-ci.yml: Add openSUSE Leap 15.2 for gitlab CI/CD adds 661465c2e0 qtest/libqtest: fix heap-buffer-overflow in qtest_cb_for_eve [...] adds 124bd3e0a8 util/oslib-win32: Fix _aligned_malloc() arguments order adds 22ec0c696f fuzz: accelerate non-crash detection adds 7b339f287f fuzz: double the IOs to remove for every loop adds e72203abec fuzz: split write operand using binary approach adds 247ab240c2 fuzz: remove IO commands iteratively adds 9d20f2af53 fuzz: set bits in operand of write/out to zero adds dd21ed0edf fuzz: add minimization options adds 4cc5752303 fuzz: heuristic split write based on past IOs adds 4d306e59cb bsd-user: regenerate FreeBSD's system call numbers adds ea1ab4cf2c bsd-user: move strace OS/arch dependent code to host/arch dirs adds f6eb4a0841 bsd-user: Update strace.list for FreeBSD's latest syscalls adds 333168efe5 tests/acceptance: Fix race conditions in s390x tests & skip [...] adds b677001d70 fuzz: map all BARs and enable PCI devices adds b3f846c59d Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/containers.yml | 5 + .gitlab-ci.yml | 31 ++ bsd-user/arm/target_arch_sysarch.h | 78 +++ bsd-user/arm/target_syscall.h | 36 ++ bsd-user/{signal.c => freebsd/os-strace.h} | 17 +- bsd-user/freebsd/strace.list | 65 ++- bsd-user/freebsd/syscall_nr.h | 695 ++++++++++++++------------ bsd-user/i386/target_arch_sysarch.h | 77 +++ bsd-user/i386/target_syscall.h | 19 + bsd-user/mips/target_arch_sysarch.h | 69 +++ bsd-user/mips/target_syscall.h | 52 ++ bsd-user/mips64/target_arch_sysarch.h | 69 +++ bsd-user/mips64/target_syscall.h | 53 ++ bsd-user/netbsd/os-strace.h | 1 + bsd-user/openbsd/os-strace.h | 1 + bsd-user/sparc/target_arch_sysarch.h | 52 ++ bsd-user/sparc/target_syscall.h | 24 +- bsd-user/sparc64/target_arch_sysarch.h | 52 ++ bsd-user/sparc64/target_syscall.h | 24 +- bsd-user/strace.c | 11 + bsd-user/x86_64/target_arch_sysarch.h | 76 +++ bsd-user/x86_64/target_syscall.h | 21 +- meson.build | 1 + scripts/oss-fuzz/minimize_qtest_trace.py | 260 ++++++++-- tests/acceptance/machine_s390_ccw_virtio.py | 14 +- tests/docker/dockerfiles/opensuse-leap.docker | 55 ++ tests/qtest/fuzz/generic_fuzz.c | 24 + tests/qtest/libqtest.c | 2 +- util/oslib-win32.c | 2 +- 29 files changed, 1500 insertions(+), 386 deletions(-) create mode 100644 bsd-user/arm/target_arch_sysarch.h create mode 100644 bsd-user/arm/target_syscall.h copy bsd-user/{signal.c => freebsd/os-strace.h} (60%) create mode 100644 bsd-user/i386/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_arch_sysarch.h create mode 100644 bsd-user/mips/target_syscall.h create mode 100644 bsd-user/mips64/target_arch_sysarch.h create mode 100644 bsd-user/mips64/target_syscall.h create mode 100644 bsd-user/netbsd/os-strace.h create mode 100644 bsd-user/openbsd/os-strace.h create mode 100644 bsd-user/sparc/target_arch_sysarch.h create mode 100644 bsd-user/sparc64/target_arch_sysarch.h create mode 100644 bsd-user/x86_64/target_arch_sysarch.h create mode 100644 tests/docker/dockerfiles/opensuse-leap.docker -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross updated (7a72265436 -> f430293d84)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross in repository toolchain/ci/glibc. from 7a72265436 Add xfchmod to libsupport adds 2cd361b511 posix: Correct attribute access mode on readlinkat [BZ #27024]. adds c31b1f5231 riscv: support GNU indirect function adds 313bfd505e riscv: Initialize $gp before resolving the IRELATIVE relocation adds 1c426b1d59 Update STATX_ATTR_DAX value from Linux 5.10. adds 7b9c3260bc support: Add xchmod wrapper adds 42dda89dcb posix: Fix return value of system if shell can not be execut [...] adds 4dddd7e9cb posix: Sync tempname with gnulib [BZ #26648] adds bf7db6d369 math: Add BZ#18980 fix back on dbl-64 cosh adds 87d583c6e8 install: Replace scripts/output-format.sed with objdump -f [ [...] new 0400f92833 Makerules: Do not require startup files for format.lds probe object new f430293d84 posix: consume less entropy on tempname The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Makerules | 16 +- benchtests/strcoll-inputs/filelist#en_US.UTF-8 | 1 - config.make.in | 1 - configure | 19 -- configure.ac | 11 - io/bits/statx-generic.h | 2 +- libc-abis | 1 + posix/unistd.h | 2 +- scripts/output-format.sed | 35 --- stdlib/tst-system.c | 17 ++ support/Makefile | 1 + support/{xchdir.c => xchmod.c} | 14 +- support/xunistd.h | 1 + sysdeps/ieee754/dbl-64/e_cosh.c | 3 +- sysdeps/posix/system.c | 4 + sysdeps/posix/tempname.c | 291 +++++++++++++++---------- sysdeps/{aarch64 => riscv}/dl-irel.h | 18 +- sysdeps/riscv/dl-machine.h | 44 +++- 18 files changed, 265 insertions(+), 216 deletions(-) delete mode 100644 scripts/output-format.sed copy support/{xchdir.c => xchmod.c} (81%) copy sysdeps/{aarch64 => riscv}/dl-irel.h (78%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 5 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021