Tcwg-commits September 2019

tcwg-commits@lists.linaro.org

5 participants
14312 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig updated (ab2427028d -> cb664337b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig in repository toolchain/ci/binutils-gdb. from ab2427028d Automatic date update in version.in adds cb664337b4 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig updated (28de529d6 -> f93c60351)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards 28de529d6 0: update: binutils-gcc-linux: all new f93c60351 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (28de529d6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 436 +- 03-build_abe-binutils/console.log | 11026 ++++++------- 04-build_abe-stage1/console.log | 18661 ++++++++++----------- 05-build_linux/console.log | 998 +- 06-boot_linux/console.log | 2 +- console.log | 31268 ++++++++++++++++++------------------ jenkins/manifest.sh | 14 +- 8 files changed, 31297 insertions(+), 31274 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allnoconfig updated (ef1316d53 -> 0da6e1c26)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allnoconfig in repository toolchain/ci/base-artifacts. discards ef1316d53 0: update: llvm-linux: all new 0da6e1c26 0: update: llvm-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ef1316d53) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-build_llvm/console.log | 12042 ++++++++++++++++++----------------- 03-build_linux/console.log | 776 ++- 04-boot_linux/console.log | 2 +- 05-check_regression/console.log | 8 +- 06-update_baseline/console.log | 25 - console.log | 13073 +++++++++++++++++++------------------- jenkins/manifest.sh | 6 +- 8 files changed, 13047 insertions(+), 13105 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[lldb] branch master updated (6f15f214c -> dcfa78b9a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lldb. from 6f15f214c [LLDB][ELF] Fixup for comments in D67390 new dcfa78b9a [lldb][NFC] Sort files in unittests/Expression/CMakeLists.txt The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: unittests/Expression/CMakeLists.txt | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig updated (d4280d8d822 -> 0f5caaa9b5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig in repository toolchain/ci/gcc. from d4280d8d822 * doc/install.texi: Fix syntax for html generation. adds a5c00f1f53d * gfortran.dg/default_format_1.f90: Remove XFAIL AI [...] adds 9a236ca1a68 Rename Deprecated to WarnRemoved in *.opt files. adds e98f100cc5f Make get_call_rtx_from take a const rtx_insn * adds e4c0b7eac16 Implement std::common_reference for C++20 adds 1465619d7be Move c6x REGNO_REG_CLASS out of line adds a784d7592ac Remove call_fixed_reg_set adds ea1b9aa643d Remove no_caller_save_reg_set adds b5f4ab21a9c Replace call_used_reg_set with call_used_or_fixed_regs adds 52e932b82bd Make more use of regs_invalidated_by_call adds ba77f2a8cd3 Add call_used_or_fixed_reg_p adds 9e8abc79dbc Remove redundant fixed_regs tests adds 0b944382ab7 Hide call_used_regs in target-independent code adds 0817f947478 Remove call_really_used_regs adds 9deb0dae53a go/internal/gccgoimporter: support embedded field in po [...] adds bd8c24f6216 PR go/91621 mksysinfo: change test == to test = adds ecad294dbb3 libgo: Solaris and x/sys/cpu compatibility fixes adds bf9ff334c9e PR c++/91705 - constexpr evaluation rejects ++/-- on float [...] adds dcf53eeb7d2 PR c++/91673 - ICE with noexcept in alias-declaration. * [...] adds 5f097de3a37 Daily bump. adds d13ef07b836 Update my email address adds 36ce544a094 2019-09-11 Richard Biener <rguenther(a)suse.de> adds 317ecfb67aa PR middle-end/91725 * match.pd ((A / (1 << B)) -> (A >> B [...] adds cef80e2103e PR tree-optimization/91723 * tree-vect-stmts.c (vectoriza [...] adds 76a986c4dd6 PR rtl-optimization/89795 * rtlanal.c (nonzero_bits1) <SU [...] adds d7bb8e5b975 2019-09-11 Richard Biener <rguenther(a)suse.de> adds 3e0fb9b8feb 2019-09-11 Richard Biener <rguenther(a)suse.de> adds b33daee6bc7 [PATCH] some tree struct marking adds 7da48f4c2f8 PR rtl-optimization/89435 PR rtl-optimization/89795 PR r [...] adds 25f120f074c Fix libstdc++ tests for -Wvolatile warnings in C++2a mode adds 0f5caaa9b5f Fix Xmethod for shared_ptr::use_count() No new revisions were added by this update. Summary of changes: ChangeLog | 6 +- MAINTAINERS | 4 +- gcc/ChangeLog | 359 +++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/c-family/ChangeLog | 4 + gcc/c-family/c.opt | 92 +++--- gcc/caller-save.c | 50 ++- gcc/cfgcleanup.c | 4 +- gcc/cfgloopanal.c | 2 +- gcc/common.opt | 8 +- gcc/config/aarch64/aarch64.c | 6 +- gcc/config/aarch64/aarch64.opt | 2 +- gcc/config/alpha/alpha.c | 4 +- gcc/config/arc/arc.c | 4 +- gcc/config/arm/arm.c | 48 +-- gcc/config/arm/arm.opt | 2 +- gcc/config/avr/avr.c | 12 +- gcc/config/bfin/bfin.c | 18 +- gcc/config/bpf/bpf.c | 15 +- gcc/config/c6x/c6x-protos.h | 2 + gcc/config/c6x/c6x.c | 27 +- gcc/config/c6x/c6x.h | 7 +- gcc/config/cr16/cr16.c | 5 +- gcc/config/cris/cris.c | 4 +- gcc/config/csky/csky.c | 15 +- gcc/config/csky/csky.h | 28 -- gcc/config/epiphany/epiphany.c | 14 +- gcc/config/fr30/fr30.c | 2 +- gcc/config/frv/frv.c | 5 +- gcc/config/ft32/ft32.c | 10 +- gcc/config/gcn/gcn.c | 6 +- gcc/config/h8300/h8300.c | 5 +- gcc/config/i386/i386-expand.c | 2 +- gcc/config/i386/i386-expand.h | 2 +- gcc/config/i386/i386-options.c | 2 +- gcc/config/i386/i386.c | 15 +- gcc/config/i386/i386.opt | 9 +- gcc/config/i386/predicates.md | 2 +- gcc/config/ia64/ia64.c | 22 +- gcc/config/ia64/ia64.h | 35 -- gcc/config/ia64/ia64.opt | 4 +- gcc/config/iq2000/iq2000.h | 2 +- gcc/config/lm32/lm32.c | 2 +- gcc/config/m32c/m32c.c | 2 +- gcc/config/m32r/m32r.c | 7 +- gcc/config/m32r/m32r.h | 4 +- gcc/config/m68k/m68k.c | 4 +- gcc/config/mcore/mcore.c | 2 +- gcc/config/microblaze/microblaze.c | 2 +- gcc/config/mips/mips.c | 49 ++- gcc/config/mips/mips.h | 23 -- gcc/config/mmix/mmix.c | 17 +- gcc/config/mn10300/mn10300.c | 21 +- gcc/config/mn10300/mn10300.h | 9 +- gcc/config/moxie/moxie.c | 7 +- gcc/config/msp430/msp430.c | 2 +- gcc/config/nds32/nds32.h | 2 +- gcc/config/nios2/nios2.c | 2 +- gcc/config/or1k/or1k.c | 2 +- gcc/config/pa/pa.c | 8 +- gcc/config/pdp11/pdp11.c | 2 +- gcc/config/pru/pru.c | 2 +- gcc/config/riscv/riscv.c | 11 +- gcc/config/rl78/rl78.c | 4 +- gcc/config/rs6000/rs6000-logue.c | 17 +- gcc/config/rs6000/rs6000.c | 27 +- gcc/config/rs6000/rs6000.h | 25 -- gcc/config/rs6000/rs6000.opt | 6 +- gcc/config/rx/rx.c | 4 +- gcc/config/s390/s390.c | 45 ++- gcc/config/s390/s390.h | 16 - gcc/config/sh/sh.c | 43 ++- gcc/config/sh/sh.h | 39 --- gcc/config/sparc/sparc.c | 9 +- gcc/config/sparc/sparc.h | 25 -- gcc/config/stormy16/stormy16.c | 6 +- gcc/config/tilegx/tilegx.c | 17 +- gcc/config/tilegx/tilegx.h | 5 +- gcc/config/tilepro/tilepro.c | 17 +- gcc/config/tilepro/tilepro.h | 5 +- gcc/config/v850/v850.c | 4 +- gcc/config/vax/vax.c | 2 +- gcc/config/visium/visium.c | 32 +- gcc/config/visium/visium.h | 21 -- gcc/config/xtensa/xtensa.c | 3 +- gcc/cp/ChangeLog | 32 ++ gcc/cp/constexpr.c | 4 + gcc/cp/cp-objcp-common.c | 153 ++++----- gcc/cp/decl.c | 16 +- gcc/cp/parser.c | 60 ++-- gcc/cselib.c | 2 +- gcc/df-scan.c | 2 +- gcc/doc/invoke.texi | 8 + gcc/doc/options.texi | 6 +- gcc/doc/tm.texi | 8 +- gcc/doc/tm.texi.in | 8 +- gcc/dwarf2out.c | 4 +- gcc/final.c | 4 +- gcc/function.c | 2 +- gcc/go/gofrontend/MERGE | 2 +- gcc/haifa-sched.c | 2 +- gcc/hard-reg-set.h | 44 +-- gcc/ira-build.c | 2 +- gcc/ira-color.c | 8 +- gcc/ira-conflicts.c | 10 +- gcc/ira-costs.c | 2 +- gcc/ira-lives.c | 4 +- gcc/ira.c | 6 +- gcc/lra-assigns.c | 4 +- gcc/lra-constraints.c | 6 +- gcc/lra-lives.c | 6 +- gcc/lra-remat.c | 8 +- gcc/lra.c | 2 +- gcc/lto-opts.c | 6 +- gcc/lto-wrapper.c | 8 +- gcc/match.pd | 20 +- gcc/optc-gen.awk | 10 +- gcc/opth-gen.awk | 2 +- gcc/opts-common.c | 10 +- gcc/opts.c | 2 +- gcc/postreload.c | 6 +- gcc/recog.c | 3 +- gcc/reginfo.c | 72 +---- gcc/regrename.c | 4 +- gcc/reload.c | 4 +- gcc/reload1.c | 10 +- gcc/rtl.h | 2 +- gcc/rtlanal.c | 9 +- gcc/sel-sched.c | 6 +- gcc/shrink-wrap.c | 2 +- gcc/testsuite/ChangeLog | 49 +++ gcc/testsuite/g++.dg/cpp1y/constexpr-incr2.C | 66 ++++ gcc/testsuite/g++.dg/cpp1z/using7.C | 33 ++ gcc/testsuite/g++.dg/cpp1z/using8.C | 12 + gcc/testsuite/gcc.c-torture/compile/pr91725.c | 7 + gcc/testsuite/gcc.dg/Warray-bounds-44.c | 23 ++ gcc/testsuite/gcc.dg/fold-binary-math-casts.c | 58 ---- gcc/testsuite/gcc.dg/pr89435.c | 21 ++ gcc/testsuite/gcc.dg/pr89795.c | 25 ++ gcc/testsuite/gcc.dg/pr91720.c | 22 ++ gcc/testsuite/gcc.dg/vect/vect-fma-3.c | 17 + gcc/testsuite/gcc.target/sparc/20161111-1.c | 2 +- gcc/testsuite/gfortran.dg/default_format_1.f90 | 2 +- .../gfortran.dg/default_format_denormal_1.f90 | 2 +- gcc/tree-vect-stmts.c | 2 +- gcc/tree.c | 82 +++-- gcc/tree.h | 4 + gcc/vr-values.c | 11 +- libgo/Makefile.am | 34 +- libgo/Makefile.in | 36 +-- .../go/go/internal/gccgoimporter/importer_test.go | 1 + libgo/go/go/internal/gccgoimporter/parser.go | 68 ++-- .../internal/gccgoimporter/testdata/issue34182.go} | 14 +- .../internal/gccgoimporter/testdata/issue34182.gox | 13 + libgo/go/golang.org/x/net/lif/syscall.go | 14 +- .../lif/{zsys_solaris_amd64.go => zsys_solaris.go} | 8 +- libgo/go/golang.org/x/sys/cpu/cpu_aix_ppc64.go | 2 - libgo/go/golang.org/x/sys/cpu/cpu_arm.go | 9 - libgo/go/golang.org/x/sys/cpu/cpu_linux_arm64.go | 2 - libgo/go/golang.org/x/sys/cpu/cpu_linux_ppc64x.go | 2 - libgo/go/golang.org/x/sys/cpu/cpu_linux_s390x.go | 2 - libgo/go/golang.org/x/sys/cpu/cpu_mips64x.go | 11 - libgo/go/golang.org/x/sys/cpu/cpu_mipsx.go | 11 - libgo/go/golang.org/x/sys/cpu/cpu_wasm.go | 15 - libgo/go/golang.org/x/sys/cpu/cpu_x86.go | 2 - libgo/go/runtime/os_solaris.go | 10 +- libgo/mksysinfo.sh | 2 +- libstdc++-v3/ChangeLog | 21 ++ libstdc++-v3/include/std/type_traits | 184 ++++++++++- libstdc++-v3/python/libstdcxx/v6/xmethods.py | 2 +- .../common_reference/requirements/alias_decl.cc | 30 ++ .../requirements/explicit_instantiation.cc | 42 +++ .../common_reference/requirements/typedefs.cc | 92 ++++++ .../20_util/result_of/sfinae_friendly_1.cc | 11 +- .../testsuite/tr1/3_function_objects/result_of.cc | 2 + 175 files changed, 1886 insertions(+), 1202 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-incr2.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/using7.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/using8.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr91725.c create mode 100644 gcc/testsuite/gcc.dg/Warray-bounds-44.c delete mode 100644 gcc/testsuite/gcc.dg/fold-binary-math-casts.c create mode 100644 gcc/testsuite/gcc.dg/pr89435.c create mode 100644 gcc/testsuite/gcc.dg/pr89795.c create mode 100644 gcc/testsuite/gcc.dg/pr91720.c create mode 100644 gcc/testsuite/gcc.dg/vect/vect-fma-3.c rename libgo/go/{golang.org/x/sys/cpu/cpu_other_arm64.go => go/internal/gccgoimpor [...] create mode 100644 libgo/go/go/internal/gccgoimporter/testdata/issue34182.gox rename libgo/go/golang.org/x/net/lif/{zsys_solaris_amd64.go => zsys_solaris.go} (95%) delete mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_arm.go delete mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_mips64x.go delete mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_mipsx.go delete mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_wasm.go create mode 100644 libstdc++-v3/testsuite/20_util/common_reference/requirements/al [...] create mode 100644 libstdc++-v3/testsuite/20_util/common_reference/requirements/ex [...] create mode 100644 libstdc++-v3/testsuite/20_util/common_reference/requirements/ty [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig updated (efd0b3103f -> 0a4632b563)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig in repository toolchain/ci/binutils-gdb. from efd0b3103f [PATCH][ARM][GAS]: Support to MVE VCTP instruction. adds aebcfb76fc Enhance the disassembler so that it will reliably determine [...] adds 199b4314ef Change map_matching_symbols to take a symbol_found_callback_ftype adds 6969f124b9 Change iterate_over_symbols to return bool adds 6a3dbf1bc6 Simplify psym_map_matching_symbols adds b054970d54 Change map_matching_symbols to take a lookup_name_info adds aa39165480 Fix latent bug in .debug_names file-name handling adds 3b00ef10a2 Add Ada support for .debug_names adds 8a51616424 Add Ada support to cc-with-tweaks.exp adds 2d60161648 Update "save gdb-index" documentation adds 8063ab7e37 Use the correct alias for the M68K tdiv instruction. adds e9697e24f5 Automatic date update in version.in adds 0410b45003 Tidy ld/plugin.c adds cb7f4b298e Tidy ld/ldmisc.c adds d871d47806 Move elf32.em and elf-generic.em functions adds 075a2b89c7 Rename elf32.em to elf.em new 0a4632b563 Re: Enhance the disassembler The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 132 +++ bfd/aout-target.h | 3 + bfd/aout-tic30.c | 3 + bfd/archures.c | 15 +- bfd/bfd-in2.h | 19 + bfd/bfd.c | 3 + bfd/binary.c | 1 + bfd/coff-alpha.c | 1 + bfd/coff-mips.c | 1 + bfd/coff-rs6000.c | 1 + bfd/coff64-rs6000.c | 2 + bfd/coffcode.h | 4 + bfd/coffgen.c | 11 + bfd/cpu-aarch64.c | 2 +- bfd/cpu-alpha.c | 9 +- bfd/cpu-arc.c | 11 +- bfd/cpu-arm.c | 2 +- bfd/cpu-avr.c | 9 +- bfd/cpu-bfin.c | 3 +- bfd/cpu-bpf.c | 5 +- bfd/cpu-cr16.c | 31 +- bfd/cpu-cr16c.c | 31 +- bfd/cpu-cris.c | 5 +- bfd/cpu-crx.c | 31 +- bfd/cpu-csky.c | 31 +- bfd/cpu-d10v.c | 66 +- bfd/cpu-d30v.c | 27 +- bfd/cpu-dlx.c | 29 +- bfd/cpu-epiphany.c | 51 +- bfd/cpu-fr30.c | 25 +- bfd/cpu-frv.c | 25 +- bfd/cpu-ft32.c | 71 +- bfd/cpu-h8300.c | 116 +-- bfd/cpu-hppa.c | 87 +- bfd/cpu-i386.c | 189 +--- bfd/cpu-ia64.c | 50 +- bfd/cpu-iamcu.c | 38 +- bfd/cpu-ip2k.c | 51 +- bfd/cpu-iq2000.c | 53 +- bfd/cpu-k1om.c | 38 +- bfd/cpu-l1om.c | 37 +- bfd/cpu-lm32.c | 27 +- bfd/cpu-m10200.c | 31 +- bfd/cpu-m10300.c | 66 +- bfd/cpu-m32c.c | 41 +- bfd/cpu-m32r.c | 4 +- bfd/cpu-m68hc11.c | 27 +- bfd/cpu-m68hc12.c | 51 +- bfd/cpu-m68k.c | 2 +- bfd/cpu-m9s12x.c | 27 +- bfd/cpu-m9s12xg.c | 27 +- bfd/cpu-mcore.c | 25 +- bfd/cpu-mep.c | 4 +- bfd/cpu-metag.c | 3 +- bfd/cpu-microblaze.c | 11 +- bfd/cpu-mips.c | 25 +- bfd/cpu-mmix.c | 31 +- bfd/cpu-moxie.c | 31 +- bfd/cpu-msp430.c | 7 +- bfd/cpu-mt.c | 69 +- bfd/cpu-nds32.c | 2 +- bfd/cpu-nfp.c | 11 +- bfd/cpu-nios2.c | 19 +- bfd/cpu-ns32k.c | 8 +- bfd/cpu-or1k.c | 54 +- bfd/cpu-pdp11.c | 31 +- bfd/cpu-pj.c | 15 +- bfd/cpu-plugin.c | 9 +- bfd/cpu-powerpc.c | 401 +------ bfd/cpu-pru.c | 3 +- bfd/cpu-riscv.c | 15 +- bfd/cpu-rl78.c | 3 +- bfd/cpu-rs6000.c | 84 +- bfd/cpu-rx.c | 72 +- bfd/cpu-s12z.c | 27 +- bfd/cpu-s390.c | 11 +- bfd/cpu-score.c | 13 +- bfd/cpu-sh.c | 359 +------ bfd/cpu-sparc.c | 370 +------ bfd/cpu-spu.c | 32 +- bfd/cpu-tic30.c | 13 +- bfd/cpu-tic4x.c | 51 +- bfd/cpu-tic54x.c | 13 +- bfd/cpu-tic6x.c | 31 +- bfd/cpu-tic80.c | 31 +- bfd/cpu-tilegx.c | 51 +- bfd/cpu-tilepro.c | 31 +- bfd/cpu-v850.c | 25 +- bfd/cpu-v850_rh850.c | 4 +- bfd/cpu-vax.c | 31 +- bfd/cpu-visium.c | 27 +- bfd/cpu-wasm32.c | 4 +- bfd/cpu-xc16x.c | 67 +- bfd/cpu-xgate.c | 27 +- bfd/cpu-xstormy16.c | 25 +- bfd/cpu-xtensa.c | 3 +- bfd/cpu-z80.c | 4 +- bfd/cpu-z8k.c | 4 +- bfd/elf-bfd.h | 2 + bfd/elf.c | 8 + bfd/elfxx-target.h | 4 + bfd/i386msdos.c | 1 + bfd/ihex.c | 1 + bfd/libbfd-in.h | 2 + bfd/libbfd.h | 2 + bfd/libcoff-in.h | 3 +- bfd/libcoff.h | 3 +- bfd/linker.c | 7 + bfd/mach-o-target.c | 1 + bfd/mmo.c | 1 + bfd/pef.c | 1 + bfd/plugin.c | 1 + bfd/ppcboot.c | 1 + bfd/section.c | 18 + bfd/som.c | 1 + bfd/srec.c | 1 + bfd/targets.c | 4 + bfd/tekhex.c | 1 + bfd/verilog.c | 1 + bfd/version.h | 2 +- bfd/vms-alpha.c | 2 + bfd/xsym.c | 1 + binutils/ChangeLog | 16 + binutils/objdump.c | 57 +- gas/ChangeLog | 6 + gas/testsuite/gas/arm/pr24907.d | 19 + gas/testsuite/gas/arm/pr24907.s | 16 + gdb/ChangeLog | 65 ++ gdb/ada-lang.c | 56 +- gdb/doc/ChangeLog | 4 + gdb/doc/gdb.texinfo | 4 +- gdb/dwarf-index-write.c | 48 +- gdb/dwarf2read.c | 308 +++--- gdb/language.h | 2 +- gdb/psymtab.c | 71 +- gdb/symfile-debug.c | 24 +- gdb/symfile.h | 23 +- gdb/symtab.c | 28 +- gdb/symtab.h | 21 +- gdb/testsuite/ChangeLog | 9 + gdb/testsuite/boards/cc-with-tweaks.exp | 5 + gdb/testsuite/gdb.ada/dgopt.exp | 34 + gdb/testsuite/gdb.ada/dgopt/x.adb | 19 + ld/ChangeLog | 309 ++++++ ld/Makefile.am | 10 +- ld/Makefile.in | 15 +- ld/configure | 2 +- ld/configure.ac | 2 +- ld/configure.tgt | 673 ++++++++---- ld/emulparams/aarch64cloudabi.sh | 2 +- ld/emulparams/aarch64elf.sh | 2 +- ld/emulparams/aarch64elf32.sh | 2 +- ld/emulparams/aarch64fbsd.sh | 2 +- ld/emulparams/aarch64linux.sh | 2 +- ld/emulparams/aarch64linux32.sh | 2 +- ld/emulparams/arcelf.sh | 2 +- ld/emulparams/arcelf_prof.sh | 2 +- ld/emulparams/arclinux.sh | 2 +- ld/emulparams/arclinux_prof.sh | 2 +- ld/emulparams/arcv2elf.sh | 2 +- ld/emulparams/arcv2elfx.sh | 2 +- ld/emulparams/armelf.sh | 2 +- ld/emulparams/armelf_fuchsia.sh | 2 +- ld/emulparams/armelf_linux.sh | 2 +- ld/emulparams/armelf_phoenix.sh | 2 +- ld/emulparams/armnto.sh | 2 +- ld/emulparams/avr1.sh | 2 +- ld/emulparams/avr2.sh | 2 +- ld/emulparams/avr25.sh | 2 +- ld/emulparams/avr3.sh | 2 +- ld/emulparams/avr31.sh | 2 +- ld/emulparams/avr35.sh | 2 +- ld/emulparams/avr4.sh | 2 +- ld/emulparams/avr5.sh | 2 +- ld/emulparams/avr51.sh | 2 +- ld/emulparams/avr6.sh | 2 +- ld/emulparams/avrtiny.sh | 2 +- ld/emulparams/avrxmega1.sh | 2 +- ld/emulparams/avrxmega2.sh | 2 +- ld/emulparams/avrxmega3.sh | 2 +- ld/emulparams/avrxmega4.sh | 2 +- ld/emulparams/avrxmega5.sh | 2 +- ld/emulparams/avrxmega6.sh | 2 +- ld/emulparams/avrxmega7.sh | 2 +- ld/emulparams/criself.sh | 2 +- ld/emulparams/crislinux.sh | 2 +- ld/emulparams/cskyelf.sh | 2 +- ld/emulparams/d10velf.sh | 2 +- ld/emulparams/elf32_sparc.sh | 2 +- ld/emulparams/elf32_spu.sh | 2 +- ld/emulparams/elf32_tic6x_le.sh | 2 +- ld/emulparams/elf32_x86_64.sh | 2 +- ld/emulparams/elf32am33lin.sh | 2 +- ld/emulparams/elf32bfin.sh | 2 +- ld/emulparams/elf32bfinfd.sh | 2 +- ld/emulparams/elf32bmip.sh | 2 +- ld/emulparams/elf32bmipn32-defs.sh | 2 +- ld/emulparams/elf32cr16.sh | 2 +- ld/emulparams/elf32cr16c.sh | 2 +- ld/emulparams/elf32crx.sh | 2 +- ld/emulparams/elf32epiphany.sh | 2 +- ld/emulparams/elf32epiphany_4x4.sh | 2 +- ld/emulparams/elf32frvfd.sh | 2 +- ld/emulparams/elf32ip2k.sh | 2 +- ld/emulparams/elf32lm32.sh | 2 +- ld/emulparams/elf32lm32fd.sh | 2 +- ld/emulparams/elf32lriscv-defs.sh | 2 +- ld/emulparams/elf32m32c.sh | 2 +- ld/emulparams/elf32mb_linux.sh | 2 +- ld/emulparams/elf32mbel_linux.sh | 2 +- ld/emulparams/elf32mcore.sh | 2 +- ld/emulparams/elf32mep.sh | 2 +- ld/emulparams/elf32metag.sh | 2 +- ld/emulparams/elf32microblaze.sh | 2 +- ld/emulparams/elf32mipswindiss.sh | 2 +- ld/emulparams/elf32or1k.sh | 2 +- ld/emulparams/elf32ppccommon.sh | 2 +- ld/emulparams/elf32rl78.sh | 2 +- ld/emulparams/elf32rx.sh | 2 +- ld/emulparams/elf32tilegx.sh | 2 +- ld/emulparams/elf32tilepro.sh | 2 +- ld/emulparams/elf32vax.sh | 2 +- ld/emulparams/elf32visium.sh | 2 +- ld/emulparams/elf32xc16x.sh | 2 +- ld/emulparams/elf32xc16xl.sh | 2 +- ld/emulparams/elf32xc16xs.sh | 2 +- ld/emulparams/elf32xstormy16.sh | 2 +- ld/emulparams/elf32xtensa.sh | 2 +- ld/emulparams/elf64_aix.sh | 2 +- ld/emulparams/elf64_ia64.sh | 2 +- ld/emulparams/elf64_s390.sh | 2 +- ld/emulparams/elf64_sparc.sh | 2 +- ld/emulparams/elf64alpha.sh | 2 +- ld/emulparams/elf64bpf.sh | 2 +- ld/emulparams/elf64hppa.sh | 2 +- ld/emulparams/elf64mmix.sh | 2 +- ld/emulparams/elf64rdos.sh | 2 +- ld/emulparams/elf64tilegx.sh | 3 +- ld/emulparams/elf_i386.sh | 2 +- ld/emulparams/elf_i386_be.sh | 2 +- ld/emulparams/elf_i386_ldso.sh | 2 +- ld/emulparams/elf_i386_vxworks.sh | 2 +- ld/emulparams/elf_iamcu.sh | 2 +- ld/emulparams/elf_k1om.sh | 2 +- ld/emulparams/elf_l1om.sh | 2 +- ld/emulparams/elf_s390.sh | 2 +- ld/emulparams/elf_x86_64.sh | 2 +- ld/emulparams/h8300elf.sh | 2 +- ld/emulparams/h8300elf_linux.sh | 2 +- ld/emulparams/hppa64linux.sh | 2 +- ld/emulparams/hppaelf.sh | 2 +- ld/emulparams/hppalinux.sh | 2 +- ld/emulparams/i386lynx.sh | 2 +- ld/emulparams/i386moss.sh | 2 +- ld/emulparams/i386nto.sh | 2 +- ld/emulparams/m32relf.sh | 2 +- ld/emulparams/m32relf_linux.sh | 2 +- ld/emulparams/m68hc11elf.sh | 2 +- ld/emulparams/m68hc11elfb.sh | 2 +- ld/emulparams/m68hc12elf.sh | 2 +- ld/emulparams/m68hc12elfb.sh | 2 +- ld/emulparams/m68kelf.sh | 2 +- ld/emulparams/mn10300.sh | 2 +- ld/emulparams/nds32elf.sh | 2 +- ld/emulparams/nds32elf16m.sh | 2 +- ld/emulparams/nds32elf_linux.sh | 2 +- ld/emulparams/nios2elf.sh | 2 +- ld/emulparams/nios2linux.sh | 2 +- ld/emulparams/pruelf.sh | 2 +- ld/emulparams/score3_elf.sh | 2 +- ld/emulparams/shelf.sh | 2 +- ld/emulparams/shelf_nto.sh | 2 +- ld/emulparams/shelf_vxworks.sh | 2 +- ld/emulparams/shlelf_linux.sh | 2 +- ld/emulparams/shlelf_nto.sh | 2 +- ld/emulparams/v850.sh | 2 +- ld/emulparams/v850_rh850.sh | 2 +- ld/emultempl/aarch64elf.em | 26 +- ld/emultempl/alphaelf.em | 4 +- ld/emultempl/arclinux.em | 2 +- ld/emultempl/armelf.em | 26 +- ld/emultempl/avrelf.em | 2 +- ld/emultempl/bfin.em | 2 +- ld/emultempl/cr16elf.em | 4 +- ld/emultempl/crxelf.em | 6 +- ld/emultempl/cskyelf.em | 26 +- ld/emultempl/elf-generic.em | 46 +- ld/emultempl/elf-x86.em | 2 +- ld/emultempl/elf.em | 904 ++++++++++++++++ ld/emultempl/epiphanyelf_4x4.em | 2 +- ld/emultempl/genelf.em | 3 +- ld/emultempl/hppaelf.em | 29 +- ld/emultempl/ia64elf.em | 4 +- ld/emultempl/m68hc1xelf.em | 23 +- ld/emultempl/m68kelf.em | 4 +- ld/emultempl/metagelf.em | 27 +- ld/emultempl/mipself.em | 20 - ld/emultempl/mmix-elfnmmo.em | 2 +- ld/emultempl/mmixelf.em | 2 +- ld/emultempl/mmo.em | 13 +- ld/emultempl/nds32elf.em | 4 +- ld/emultempl/needrelax.em | 2 +- ld/emultempl/nios2elf.em | 27 +- ld/emultempl/ppc32elf.em | 5 +- ld/emultempl/ppc64elf.em | 30 +- ld/emultempl/pruelf.em | 2 +- ld/emultempl/riscvelf.em | 2 +- ld/emultempl/rxelf.em | 2 +- ld/emultempl/scoreelf.em | 2 +- ld/emultempl/spuelf.em | 4 +- ld/emultempl/tic6xdsbt.em | 4 +- ld/emultempl/v850elf.em | 2 +- ld/emultempl/vms.em | 5 +- ld/emultempl/vxworks.em | 2 +- ld/emultempl/xtensaelf.em | 2 +- ld/{emultempl/elf32.em => ldelf.c} | 1502 +++++---------------------- ld/ldelf.h | 32 + ld/{emultempl/elf-generic.em => ldelfgen.c} | 57 +- bfd/cpu-plugin.c => ld/ldelfgen.h | 27 +- ld/ldlang.c | 16 +- ld/ldmisc.c | 24 +- ld/plugin.c | 18 +- ld/po/SRC-POTFILES.in | 4 + ld/scripttempl/arclinux.sc | 2 +- ld/scripttempl/armbpabi.sc | 2 +- ld/scripttempl/elf.sc | 2 +- ld/scripttempl/elf64bpf.sc | 2 +- ld/scripttempl/elf64hppa.sc | 2 +- ld/scripttempl/elf_chaos.sc | 2 +- ld/scripttempl/elfarc.sc | 2 +- ld/scripttempl/elfarcv2.sc | 2 +- ld/scripttempl/elfd10v.sc | 2 +- ld/scripttempl/elfm68hc11.sc | 2 +- ld/scripttempl/elfm68hc12.sc | 2 +- ld/scripttempl/elfm9s12z.sc | 2 +- ld/scripttempl/elfxgate.sc | 2 +- ld/scripttempl/elfxtensa.sc | 2 +- ld/scripttempl/epiphany_4x4.sc | 2 +- ld/scripttempl/iq2000.sc | 2 +- ld/scripttempl/mep.sc | 2 +- ld/scripttempl/nds32elf.sc | 2 +- ld/scripttempl/v850.sc | 2 +- ld/scripttempl/v850_rh850.sc | 2 +- ld/scripttempl/xstormy16.sc | 2 +- ld/testsuite/ld-arm/arm-dyn.ld | 2 +- ld/testsuite/ld-arm/arm-lib.ld | 2 +- ld/testsuite/ld-arm/arm-no-rel-plt.ld | 2 +- ld/testsuite/ld-arm/fdpic-main.ld | 2 +- ld/testsuite/ld-arm/fdpic-shared.ld | 2 +- ld/testsuite/ld-elf/elf.exp | 2 +- ld/testsuite/ld-elf/orphan-region.d | 2 +- ld/testsuite/ld-elf/orphan.d | 2 +- ld/testsuite/ld-elf/pr349.d | 2 +- ld/testsuite/ld-elf/warn2.d | 2 +- ld/testsuite/ld-elfvsb/elf-offset.ld | 2 +- ld/testsuite/ld-mips-elf/mips-dyn.ld | 2 +- ld/testsuite/ld-mips-elf/mips-lib.ld | 2 +- ld/testsuite/ld-scripts/dynamic-sections.t | 2 +- ld/testsuite/ld-shared/elf-offset.ld | 2 +- opcodes/ChangeLog | 5 + opcodes/m68k-opc.c | 4 +- 361 files changed, 4199 insertions(+), 4817 deletions(-) create mode 100644 gas/testsuite/gas/arm/pr24907.d create mode 100644 gas/testsuite/gas/arm/pr24907.s create mode 100644 gdb/testsuite/gdb.ada/dgopt.exp create mode 100644 gdb/testsuite/gdb.ada/dgopt/x.adb create mode 100644 ld/emultempl/elf.em rename ld/{emultempl/elf32.em => ldelf.c} (59%) create mode 100644 ld/ldelf.h copy ld/{emultempl/elf-generic.em => ldelfgen.c} (52%) copy bfd/cpu-plugin.c => ld/ldelfgen.h (58%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig updated (a36f5ae05 -> 6eb7c5a85)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig in repository toolchain/ci/base-artifacts. discards a36f5ae05 2: update: gcc-d4280d8d8224f270c2ec48fd4a9468569951fbe6: 5464 discards e14efb76a 1: reset: gcc-e93f8076b8fda62b2bcfc6d463edafcb6ef60037: -9 discards 20d5d7306 0: update: linux-3120b9a6a3f7487f96af7bd634ec49c87ef712ab: boot new 6eb7c5a85 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a36f5ae05) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 177 +- 02-prepare_abe/console.log | 440 +- 03-build_abe-binutils/console.log | 11385 ++++++++------- 04-build_abe-stage1/console.log | 15289 +++++++++---------- 05-build_linux/console.log | 784 +- 06-boot_linux/console.log | 225 + 07-check_regression/console.log | 15 +- 08-update_baseline/console.log | 74 +- console.log | 28389 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- results | 6 +- 11 files changed, 28986 insertions(+), 27814 deletions(-) create mode 100644 06-boot_linux/console.log -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[gcc] branch master updated (0f5caaa9b5f -> 5499c2e2fae)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 0f5caaa9b5f Fix Xmethod for shared_ptr::use_count() new 5499c2e2fae gotest: force test package to be imported first The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/go/gofrontend/MERGE | 2 +- libgo/testsuite/gotest | 13 +++++++++++-- 2 files changed, 12 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allnoconfig updated (5d269590395 -> b3b2064c518)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allnoconfig in repository toolchain/ci/llvm-project. from 5d269590395 [Object] Implement relocation resolver for COFF ARM/ARM64 adds df6a958dcb5 [BreakFalseDeps] fix typos/grammar in documentation comment; NFC adds 8886d0134ea [InstCombine] Precommit tests for D67351. adds 18a1f0818b6 [InstCombine] Use SimplifyFMulInst to simplify multiply in fma. adds 7dfd0fb7f1c [NFC][InstCombine] PR43251 - valid for other predicates too adds 54008972d17 [utils] Implement the llvm-locstats tool adds fef1cb1c971 [CMake] Don't pass all LLVM_COMPILE_FLAGS to the C compiler adds 30b5331df88 [clang][codegen][NFC] Make test patterns more permissive. adds 1c3434543a0 [VectorUtils] Remove unused include. [NFC] adds 3b0b3def86e [ARM] auto-generate complete test checks; NFC adds 937ca681574 [X86] Add AVX partial dependency tests as noted on D67363 adds d2434e65fa9 [ARM] add test for BreakFalseDeps with minsize attribute; NFC adds b21cc626c9a Revert "[utils] Implement the llvm-locstats tool" adds 8812157b11e [x86] add a test for BreakFalseDeps; NFC adds f987f561fad Don't emit .gnu_pubnames when tuning for LLDB. adds 6b877f6aac3 [RISCV] Add Option for Printing Architectural Register Names adds 9b23df63ecd Implement DW_OP_convert adds c0ceca58830 AMDGPU/GlobalISel: First pass at attempting to legalize loa [...] adds d57de491be0 [RISCV] Support llvm-objdump -M no-aliases and -M numeric adds ad6a8b83cdc AMDGPU/GlobalISel: Legalize constant 32-bit loads adds da027275c66 AMDGPU/GlobalISel: RegBankSelect for G_ZEXTLOAD/G_SEXTLOAD adds 880657c97c3 [NFC][InstCombine][InstSimplify] PR43251 - and some pattern [...] adds 37d1bda4f6b AMDGPU/GlobalISel: Select llvm.amdgcn.sffbh adds 7df5b3fd262 AMDGPU/GlobalISel: Select cvt pk intrinsics adds e1895aba3da AMDGPU/GlobalISel: Select G_FABS/G_FNEG adds b329e0728b3 [BPI] Adjust the probability for floating point unordered c [...] adds 4a23ae5e787 GlobalISel/TableGen: Handle REG_SEQUENCE patterns adds ff02109ad47 [Function] Factor out GetCallEdgeForReturnAddress, NFC adds 3ef7dbd6650 [lldbtest] Add an "expected_cmd_failure" option to the file [...] adds 870ffe3cee6 [NFC][InstSimplify] rewrite test added in r371537 to use no [...] adds a9beacbac8d [X86] Updated target specific selection dag code to conserv [...] adds b5890a329a0 Fix for PR43175: compiler crash when trying to emit noncapt [...] adds 16f5605382d [NFC][InstCombine] rewrite test added in r371537 to use non [...] adds 4d2b4077e70 [x86] add test for false dependency with AVX; NFC adds 38e033bf33e Re-land Remove REQUIRES:shell from tests that pass for me o [...] adds 7a54d76fa54 [OPENMP5.0]Allow teams directive outside of the target directives. adds 6c6f5a99845 [mips] Allow PT_LOAD to have overlapping p_offset ranges on [...] adds 699bea494c0 llvm-reduce: Simplify testing using -implicit-check-not adds 1e1db800487 [ValueTracking] Factor our common speculation suppression l [...] adds 045b2270ceb When evaluating a __builtin_constant_p conditional, always [...] adds cffa630c809 [Loads] Move generic code out of vectorizer into a location [...] adds c9f5aa99acb Actually reorder not and env in crash-recovery-modules.m adds 6ca76ceb63b Fix a thinko in handling the QSetLogging packet. adds 5fc4bee355a Move LLVM_ENABLE_ABI_BREAKING_CHECKS variables to their own [...] adds 477c1df4b9d llvm-reduce: Add pass to reduce Metadata adds 345fbfd7499 llvm-remove: Remove "using namespace" in header. adds aac114ca140 llvm-reduce: Remove some unused headers/more narrowly include them adds f7b4022db17 [MemorySSA] Do not create memoryaccesses for debug info int [...] adds 244e7384854 Adding support for overriding LLVM_ENABLE_RUNTIMES for runt [...] adds 6a2603c0633 llvm-reduce: Add pass to reduce parameters adds 7b1d793713c Reland "Change the X86 datalayout to add three address spac [...] adds a6e0bef3124 Update ReleaseNotes: add enabling of MemorySSA. adds 2af5b193d5e [AArch64][GlobalISel] Support sibling calls with mismatched [...] adds d40ddb9df26 [clang-format] Apply BAS_AlwaysBreak to C++11 braced lists adds 469d42fcf6b [GlobalISel] When a tail call is emitted in a block, stop t [...] adds f9cc0393b34 [MemorySSA] MemorySSA should not model debuginfo, and need [...] adds 0910a03bc25 Remove xfail NetBSD mark from ignored-interceptors-mmap.cpp adds 8b83f50c034 Remove xfail i386 NetBSD mark in vptr-non-unique-typeinfo.cpp adds f88f46358db [llvm-nm] Add tapi file support adds b2b0ccab2f7 [Object][TextAPI] NFC, fix tapi lit tests adds 9607f5d8020 [clang-scan-deps][NFC] Fix tests - prevent FileCheck matchi [...] adds c856eb0b76b Revert "Adding support for overriding LLVM_ENABLE_RUNTIMES [...] adds 068b3628149 Revert "llvm-reduce: Add pass to reduce parameters" adds 7b4237d3ccb Emit -Wmicrosoft-enum-value warning instead of error in MS ABI adds f0321c094d9 Skip a test in TestProcessIO.py when running against ios devices. adds 9b27586e834 Ah, only skip this for embedded darwin targets. adds 394a8ed8f1a clang-misexpect: Profile Guided Validation of Performance A [...] adds 56a34f4541c [llvm-nm] Fix -DBUILD_SHARED_LIBS=ON builds after D66160/r371576 adds 9ca1b94a6d3 [CodeGen] Add alias for cpu_dispatch function with IFunc & [...] adds 6b1c6c1287d [Debuginfo][Instcombiner] Do not clone dbg.declare. adds 2aace1ea226 [ELF][test] Make tests more tolerant to exact symbol addresses adds 37367646578 [Attributor][Fix] Manifest nocapture only in CSArgument or [...] adds 1d68ed8c24e [Attributor] Implement "noalias" callsite argument deduction adds 27f2b81b6b7 [llvm-objcopy] Simplify --prefix-alloc-sections adds c26b3940c32 [TLI][AMDGPU] AMDPAL does not have library functions adds 6b9df910d04 [LTO] Avoid calling GlobalValue::getGUID (MD5) twice adds 17ea9b463c6 [NFC][ARM] Add and modify tests adds e4961218fd5 [LoopInterchange] Properly move condition, induction increm [...] adds b250d5ff5e7 [LLDB] Do not try to canonicalize gethostname() result adds 73ec745793a [ARM] Take into account -mcpu and -mfpu options while handl [...] adds 57256af307a Revert "clang-misexpect: Profile Guided Validation of Perfo [...] adds 3a4781bbf4f [LLDB][ELF] Load both, .symtab and .dynsym sections adds 813f05915d2 [LLDB][ELF] Fixup for comments in D67390 adds e79381c3f7a [LoopInterchange] Drop unused splitInnerLoopHeader declaration. adds 4dae283cd3e [InstCombine] Fixed handling of isOpNewLike (PR11748) adds 57ebb50a0ad [NFC] Fixed test adds af5ba2873f5 [NFC] Updated objsize-64.ll test adds 3240ad4ced0 [Diagnostics] Add -Wsizeof-array-div adds e0d9a0bd59d Fix -Wdocumentation warning - void function doesn't need a [...] adds d811d9115b0 [mips][msa] Fix infinite loop for mips.nori.b intrinsic adds 48904e9452d [Alignment] Use llvm::Align in MachineFunction and TargetLo [...] adds 80bea345d11 [InstCombine] fold sign-bit compares of srem adds f78474ba8ae gn build: add include_dir that's necessary after r371564 adds b3b2064c518 [LangRef] fix punctuation; NFC No new revisions were added by this update. Summary of changes: clang/include/clang/Basic/DiagnosticDriverKinds.td | 3 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 4 + clang/lib/AST/ExprConstant.cpp | 104 +- clang/lib/Basic/Targets/OSTargets.h | 6 +- clang/lib/Basic/Targets/X86.h | 32 +- clang/lib/CodeGen/CGExpr.cpp | 5 + clang/lib/CodeGen/CodeGenModule.cpp | 27 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 33 +- clang/lib/Driver/ToolChains/Clang.cpp | 1 - clang/lib/Format/ContinuationIndenter.cpp | 4 +- clang/lib/Sema/SemaDecl.cpp | 23 +- clang/lib/Sema/SemaExpr.cpp | 31 +- clang/lib/Sema/SemaOpenMP.cpp | 5 +- clang/test/Analysis/crash-trace.c | 7 +- .../Inputs/header_stat_before_open_cdb.json | 4 +- clang/test/ClangScanDeps/Inputs/no-werror.json | 2 +- clang/test/ClangScanDeps/Inputs/regular_cdb.json | 8 +- .../subframework_header_dir_symlink_cdb.json | 4 +- clang/test/ClangScanDeps/Inputs/symlink_cdb.json | 4 +- .../test/ClangScanDeps/Inputs/vfsoverlay_cdb.json | 2 +- clang/test/ClangScanDeps/error.cpp | 2 +- clang/test/ClangScanDeps/header_stat_before_open.m | 4 +- clang/test/ClangScanDeps/no-werror.cpp | 4 +- clang/test/ClangScanDeps/regular_cdb.cpp | 12 +- .../subframework_header_dir_symlink.m | 10 +- clang/test/ClangScanDeps/symlink.cpp | 8 +- clang/test/ClangScanDeps/vfsoverlay.cpp | 4 +- clang/test/CodeGen/Inputs/thinlto-multi-module.ll | 2 +- clang/test/CodeGen/Inputs/thinlto_backend.ll | 2 +- .../Inputs/thinlto_backend_local_name_conflict1.ll | 2 +- .../Inputs/thinlto_backend_local_name_conflict2.ll | 2 +- clang/test/CodeGen/attr-cpuspecific.c | 62 +- clang/test/CodeGen/attr-target-mv-func-ptrs.c | 2 +- clang/test/CodeGen/attr-target-mv-va-args.c | 6 +- clang/test/CodeGen/attr-target-mv.c | 36 +- clang/test/CodeGen/iamcu-abi.c | 3 +- clang/test/CodeGen/target-data.c | 14 +- ...nlto-diagnostic-handler-remarks-with-hotness.ll | 2 +- .../CodeGen/thinlto-distributed-backend-skip.ll | 2 +- .../test/CodeGen/thinlto-distributed-cfi-devirt.ll | 2 +- clang/test/CodeGen/thinlto-distributed-cfi.ll | 2 +- clang/test/CodeGen/thinlto-distributed.ll | 2 +- clang/test/CodeGen/thinlto-multi-module.ll | 2 +- clang/test/CodeGen/thinlto_backend.ll | 13 +- .../CodeGen/thinlto_backend_local_name_conflict.ll | 2 +- clang/test/CodeGenCXX/attr-cpuspecific.cpp | 6 +- clang/test/CodeGenCXX/attr-target-mv-diff-ns.cpp | 12 +- clang/test/CodeGenCXX/attr-target-mv-inalloca.cpp | 4 +- .../CodeGenCXX/attr-target-mv-member-funcs.cpp | 36 +- clang/test/CodeGenCXX/attr-target-mv-modules.cpp | 2 +- .../CodeGenCXX/attr-target-mv-out-of-line-defs.cpp | 6 +- clang/test/CodeGenCXX/attr-target-mv-overloads.cpp | 12 +- clang/test/CodeGenCXX/auto-var-init.cpp | 3 +- clang/test/Driver/arm-features.c | 25 +- clang/test/Driver/check-time-trace-sections.cpp | 1 - clang/test/Driver/check-time-trace.cpp | 1 - clang/test/Driver/clang-offload-bundler.c | 3 +- clang/test/Driver/crash-report-crashfile.m | 2 +- clang/test/Driver/debug-options.c | 2 +- clang/test/Driver/rewrite-map-in-diagnostics.c | 7 +- clang/test/Format/style-on-command-line.cpp | 2 +- clang/test/Frontend/dependency-gen-has-include.c | 14 +- clang/test/Index/crash-recovery-modules.m | 9 +- clang/test/Modules/at-import-in-framework-header.m | 2 - clang/test/Modules/builtins.m | 1 - .../Modules/dependency-dump-dependent-module.m | 2 - clang/test/Modules/dependency-dump.m | 2 - clang/test/Modules/implicit-invalidate-common.c | 1 - clang/test/OpenMP/constexpr_partial_array.cpp | 10 + clang/test/OpenMP/task_firstprivate_codegen.cpp | 2 - clang/test/OpenMP/task_private_codegen.cpp | 2 - .../test/OpenMP/taskloop_firstprivate_codegen.cpp | 3 +- clang/test/OpenMP/taskloop_lastprivate_codegen.cpp | 3 +- clang/test/OpenMP/taskloop_private_codegen.cpp | 2 - .../OpenMP/taskloop_simd_firstprivate_codegen.cpp | 3 +- .../OpenMP/taskloop_simd_lastprivate_codegen.cpp | 3 +- .../test/OpenMP/taskloop_simd_private_codegen.cpp | 2 - clang/test/OpenMP/teams_ast_print.cpp | 13 + clang/test/OpenMP/teams_codegen.cpp | 27 + clang/test/OpenMP/teams_messages.cpp | 7 +- clang/test/PCH/modified-header-error.c | 4 +- clang/test/Parser/crash-report.c | 3 +- clang/test/Sema/MicrosoftCompatibility.c | 14 +- clang/test/Sema/div-sizeof-array.cpp | 28 + clang/test/Sema/i-c-e.c | 3 + clang/unittests/Format/FormatTest.cpp | 10 + .../test/tsan/ignored-interceptors-mmap.cpp | 1 - .../TypeCheck/vptr-non-unique-typeinfo.cpp | 1 - lld/ELF/Writer.cpp | 1 - lld/test/COFF/Inputs/bar.ll | 2 +- lld/test/COFF/Inputs/conflict.ll | 2 +- lld/test/COFF/Inputs/constant-export.ll | 2 +- lld/test/COFF/Inputs/entry-mangled.ll | 2 +- lld/test/COFF/Inputs/export.ll | 2 +- lld/test/COFF/Inputs/libcall-archive.ll | 2 +- lld/test/COFF/Inputs/lto-cache.ll | 2 +- lld/test/COFF/Inputs/lto-comdat1.ll | 2 +- lld/test/COFF/Inputs/lto-comdat2.ll | 2 +- lld/test/COFF/Inputs/lto-dep.ll | 2 +- lld/test/COFF/Inputs/lto-lazy-reference-dummy.ll | 2 +- .../COFF/Inputs/lto-lazy-reference-quadruple.ll | 2 +- lld/test/COFF/Inputs/msvclto-order-a.ll | 2 +- lld/test/COFF/Inputs/msvclto-order-b.ll | 2 +- lld/test/COFF/Inputs/thinlto-empty.ll | 2 +- lld/test/COFF/Inputs/thinlto-mangled-qux.ll | 2 +- lld/test/COFF/Inputs/thinlto.ll | 2 +- lld/test/COFF/Inputs/undefined-symbol-lto-a.ll | 2 +- lld/test/COFF/Inputs/undefined-symbol-lto-b.ll | 2 +- lld/test/COFF/Inputs/weak-external.ll | 2 +- lld/test/COFF/Inputs/weak-external2.ll | 2 +- lld/test/COFF/Inputs/weak-external3.ll | 2 +- lld/test/COFF/entrylib.ll | 2 +- lld/test/COFF/guardcf-lto.ll | 2 +- lld/test/COFF/include-lto.ll | 2 +- lld/test/COFF/lib-module-asm.ll | 2 +- lld/test/COFF/libcall-archive.ll | 2 +- lld/test/COFF/loadcfg.ll | 2 +- lld/test/COFF/lto-cache.ll | 2 +- lld/test/COFF/lto-chkstk.ll | 2 +- lld/test/COFF/lto-comdat.ll | 2 +- lld/test/COFF/lto-cpu-string.ll | 2 +- lld/test/COFF/lto-debug-pass-arguments.ll | 2 +- lld/test/COFF/lto-icf.ll | 2 +- lld/test/COFF/lto-lazy-reference.ll | 2 +- lld/test/COFF/lto-linker-opts.ll | 2 +- lld/test/COFF/lto-new-symbol.ll | 2 +- lld/test/COFF/lto-obj-path.ll | 2 +- lld/test/COFF/lto-opt-level.ll | 2 +- lld/test/COFF/lto-parallel.ll | 2 +- lld/test/COFF/lto-reloc-model.ll | 2 +- lld/test/COFF/lto.ll | 2 +- lld/test/COFF/savetemps.ll | 2 +- lld/test/COFF/thinlto-archivecollision.ll | 2 +- lld/test/COFF/thinlto-archives.ll | 2 +- lld/test/COFF/thinlto-emit-imports.ll | 2 +- lld/test/COFF/thinlto-index-only.ll | 2 +- lld/test/COFF/thinlto-mangled.ll | 2 +- lld/test/COFF/thinlto-object-suffix-replace.ll | 2 +- lld/test/COFF/thinlto-prefix-replace.ll | 2 +- lld/test/COFF/thinlto.ll | 2 +- lld/test/COFF/unresolved-lto-bitcode.ll | 2 +- lld/test/COFF/unresolved-lto.ll | 2 +- lld/test/COFF/used-lto.ll | 2 +- lld/test/ELF/basic-mips.s | 44 +- lld/test/ELF/lto/Inputs/archive-2.ll | 2 +- lld/test/ELF/lto/Inputs/archive-3.ll | 2 +- lld/test/ELF/lto/Inputs/archive.ll | 2 +- lld/test/ELF/lto/Inputs/asmundef.ll | 2 +- lld/test/ELF/lto/Inputs/available-externally.ll | 2 +- lld/test/ELF/lto/Inputs/cache.ll | 2 +- lld/test/ELF/lto/Inputs/common3.ll | 2 +- lld/test/ELF/lto/Inputs/data-ordering-lto.ll | 2 +- lld/test/ELF/lto/Inputs/defsym-bar.ll | 2 +- lld/test/ELF/lto/Inputs/drop-linkage.ll | 2 +- lld/test/ELF/lto/Inputs/duplicated-name.ll | 2 +- lld/test/ELF/lto/Inputs/i386-empty.ll | 2 +- lld/test/ELF/lto/Inputs/internalize-exportdyn.ll | 2 +- lld/test/ELF/lto/Inputs/internalize-undef.ll | 2 +- lld/test/ELF/lto/Inputs/irmover-error.ll | 2 +- lld/test/ELF/lto/Inputs/irmover-warning.ll | 2 +- lld/test/ELF/lto/Inputs/lazy-internal.ll | 2 +- lld/test/ELF/lto/Inputs/libcall-archive.ll | 2 +- .../ELF/lto/Inputs/linker-script-symbols-ipo.ll | 2 +- lld/test/ELF/lto/Inputs/linkonce-odr.ll | 2 +- lld/test/ELF/lto/Inputs/linkonce.ll | 2 +- lld/test/ELF/lto/Inputs/obj-path.ll | 2 +- lld/test/ELF/lto/Inputs/relocation-model-pic.ll | 2 +- lld/test/ELF/lto/Inputs/save-temps.ll | 2 +- lld/test/ELF/lto/Inputs/start-lib1.ll | 2 +- lld/test/ELF/lto/Inputs/start-lib2.ll | 2 +- lld/test/ELF/lto/Inputs/symbol-ordering-lto.ll | 2 +- lld/test/ELF/lto/Inputs/thin1.ll | 2 +- lld/test/ELF/lto/Inputs/thin2.ll | 2 +- lld/test/ELF/lto/Inputs/thinlto.ll | 2 +- lld/test/ELF/lto/Inputs/thinlto_empty.ll | 2 +- lld/test/ELF/lto/Inputs/type-merge.ll | 2 +- lld/test/ELF/lto/Inputs/type-merge2.ll | 2 +- lld/test/ELF/lto/Inputs/unnamed-addr-drop.ll | 2 +- lld/test/ELF/lto/Inputs/weakodr-visibility.ll | 2 +- lld/test/ELF/lto/Inputs/wrap-bar.ll | 2 +- lld/test/ELF/lto/abs-resol.ll | 2 +- lld/test/ELF/lto/archive-2.ll | 2 +- lld/test/ELF/lto/archive-3.ll | 2 +- lld/test/ELF/lto/archive-no-index.ll | 2 +- lld/test/ELF/lto/archive.ll | 2 +- lld/test/ELF/lto/asmundef.ll | 2 +- lld/test/ELF/lto/available-externally.ll | 2 +- lld/test/ELF/lto/cache.ll | 2 +- lld/test/ELF/lto/codemodel.ll | 2 +- lld/test/ELF/lto/combined-lto-object-name.ll | 2 +- lld/test/ELF/lto/comdat.ll | 2 +- lld/test/ELF/lto/comdat2.ll | 2 +- lld/test/ELF/lto/common.ll | 2 +- lld/test/ELF/lto/common2.ll | 2 +- lld/test/ELF/lto/common3.ll | 2 +- lld/test/ELF/lto/common4.ll | 2 +- lld/test/ELF/lto/cpu-string.ll | 2 +- lld/test/ELF/lto/ctors.ll | 2 +- lld/test/ELF/lto/debugger-tune.ll | 2 +- lld/test/ELF/lto/defsym.ll | 2 +- lld/test/ELF/lto/discard-value-names.ll | 2 +- lld/test/ELF/lto/drop-linkage.ll | 2 +- lld/test/ELF/lto/duplicated-name.ll | 2 +- lld/test/ELF/lto/duplicated.ll | 2 +- lld/test/ELF/lto/dynamic-list.ll | 2 +- lld/test/ELF/lto/dynsym.ll | 2 +- lld/test/ELF/lto/emit-llvm.ll | 2 +- lld/test/ELF/lto/inline-asm.ll | 2 +- lld/test/ELF/lto/internalize-basic.ll | 2 +- lld/test/ELF/lto/internalize-exportdyn.ll | 2 +- lld/test/ELF/lto/internalize-llvmused.ll | 2 +- lld/test/ELF/lto/internalize-undef.ll | 2 +- lld/test/ELF/lto/internalize-version-script.ll | 2 +- lld/test/ELF/lto/irmover-error.ll | 2 +- lld/test/ELF/lto/irmover-warning.ll | 2 +- lld/test/ELF/lto/keep-undefined.ll | 2 +- lld/test/ELF/lto/lazy-internal.ll | 2 +- lld/test/ELF/lto/libcall-archive.ll | 2 +- lld/test/ELF/lto/linkage.ll | 2 +- lld/test/ELF/lto/linker-script-symbols-assign.ll | 2 +- lld/test/ELF/lto/linker-script-symbols-ipo.ll | 2 +- lld/test/ELF/lto/linker-script-symbols.ll | 2 +- lld/test/ELF/lto/linkonce-odr.ll | 2 +- lld/test/ELF/lto/linkonce.ll | 2 +- lld/test/ELF/lto/lto-start.ll | 2 +- lld/test/ELF/lto/ltopasses-basic.ll | 2 +- lld/test/ELF/lto/ltopasses-custom.ll | 2 +- lld/test/ELF/lto/metadata.ll | 2 +- lld/test/ELF/lto/mix-platforms.ll | 2 +- lld/test/ELF/lto/mix-platforms2.ll | 2 +- lld/test/ELF/lto/module-asm.ll | 2 +- lld/test/ELF/lto/new-pass-manager.ll | 2 +- lld/test/ELF/lto/obj-path.ll | 2 +- lld/test/ELF/lto/opt-level.ll | 2 +- lld/test/ELF/lto/opt-remarks.ll | 2 +- lld/test/ELF/lto/parallel-internalize.ll | 2 +- lld/test/ELF/lto/parallel.ll | 2 +- lld/test/ELF/lto/pic.ll | 2 +- lld/test/ELF/lto/relax-relocs.ll | 2 +- lld/test/ELF/lto/relocatable.ll | 2 +- lld/test/ELF/lto/relocation-model.ll | 2 +- lld/test/ELF/lto/resolution.ll | 2 +- lld/test/ELF/lto/sample-profile.ll | 2 +- lld/test/ELF/lto/save-temps.ll | 2 +- lld/test/ELF/lto/section-name.ll | 2 +- lld/test/ELF/lto/setting-dso-local.ll | 2 +- lld/test/ELF/lto/shlib-undefined.ll | 2 +- lld/test/ELF/lto/start-lib.ll | 2 +- lld/test/ELF/lto/thin-archivecollision.ll | 2 +- lld/test/ELF/lto/thinlto-cant-write-index.ll | 2 +- lld/test/ELF/lto/thinlto-debug-fission.ll | 2 +- lld/test/ELF/lto/thinlto-emit-imports.ll | 2 +- lld/test/ELF/lto/thinlto-index-file.ll | 2 +- lld/test/ELF/lto/thinlto-index-only.ll | 2 +- lld/test/ELF/lto/thinlto-no-index.ll | 2 +- lld/test/ELF/lto/thinlto-obj-path.ll | 2 +- lld/test/ELF/lto/thinlto-object-suffix-replace.ll | 2 +- lld/test/ELF/lto/thinlto-prefix-replace.ll | 2 +- lld/test/ELF/lto/thinlto.ll | 2 +- lld/test/ELF/lto/timepasses.ll | 2 +- lld/test/ELF/lto/tls-mixed.ll | 2 +- lld/test/ELF/lto/tls-preserve.ll | 2 +- lld/test/ELF/lto/type-merge.ll | 2 +- lld/test/ELF/lto/type-merge2.ll | 2 +- lld/test/ELF/lto/undef-mixed.ll | 2 +- lld/test/ELF/lto/undef-weak.ll | 2 +- lld/test/ELF/lto/undef.ll | 2 +- lld/test/ELF/lto/undefined-puts.ll | 2 +- lld/test/ELF/lto/unnamed-addr-comdat.ll | 2 +- lld/test/ELF/lto/unnamed-addr-drop.ll | 2 +- lld/test/ELF/lto/unnamed-addr-lib.ll | 2 +- lld/test/ELF/lto/unnamed-addr.ll | 2 +- lld/test/ELF/lto/verify-invalid.ll | 2 +- lld/test/ELF/lto/version-script.ll | 2 +- lld/test/ELF/lto/version-script2.ll | 2 +- lld/test/ELF/lto/visibility.ll | 2 +- lld/test/ELF/lto/weak.ll | 2 +- lld/test/ELF/lto/weakodr-visibility.ll | 2 +- lld/test/ELF/lto/wrap-1.ll | 2 +- lld/test/ELF/lto/wrap-2.ll | 2 +- lld/test/ELF/relocation-copy-flags.s | 2 +- lld/test/ELF/relocation-copy-relro.s | 16 +- lld/test/ELF/tls-opt.s | 44 +- lld/test/ELF/undef-with-plt-addr.s | 2 +- lld/test/ELF/x86-64-gotpc-relax-nopic.s | 40 +- lld/test/ELF/x86-64-plt-high-addr.s | 2 +- lld/test/ELF/x86-64-plt.s | 78 +- lld/test/ELF/x86-64-tls-gdie.s | 24 +- lld/test/ELF/ztext.s | 2 +- lld/test/wasm/lto/incompatible.ll | 2 +- lldb/include/lldb/Core/Section.h | 5 +- lldb/include/lldb/Symbol/Function.h | 5 + lldb/include/lldb/Utility/Scalar.h | 28 +- .../Modules/ELF/Inputs/load-from-dynsym-alone.c | 7 + .../Modules/ELF/Inputs/load-symtab-and-dynsym.c | 12 + lldb/lit/Modules/ELF/load-from-dynsym-alone.test | 33 + lldb/lit/Modules/ELF/load-symtab-and-dynsym.test | 48 + lldb/lit/helper/toolchain.py | 2 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 6 +- .../test/python_api/process/io/TestProcessIO.py | 1 + lldb/source/Core/Section.cpp | 4 - lldb/source/Expression/DWARFExpression.cpp | 77 + lldb/source/Host/posix/HostInfoPosix.cpp | 13 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 31 +- lldb/source/Symbol/Function.cpp | 14 + lldb/source/Target/StackFrameList.cpp | 15 +- lldb/source/Utility/Scalar.cpp | 45 + lldb/tools/debugserver/source/RNBRemote.cpp | 6 +- lldb/unittests/Expression/DWARFExpressionTest.cpp | 294 +- lldb/unittests/Utility/ScalarTest.cpp | 2 +- llvm/cmake/modules/AddLLVM.cmake | 9 +- llvm/docs/LangRef.rst | 2 +- llvm/docs/ReleaseNotes.rst | 1 + llvm/include/llvm/Analysis/Loads.h | 13 + llvm/include/llvm/Analysis/ValueTracking.h | 7 + llvm/include/llvm/Analysis/VectorUtils.h | 2 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 18 + .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 4 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + llvm/include/llvm/CodeGen/MachineFunction.h | 18 +- llvm/include/llvm/CodeGen/TargetLowering.h | 8 +- llvm/include/llvm/Object/TapiFile.h | 3 + llvm/include/llvm/Target/TargetMachine.h | 2 +- llvm/include/llvm/TextAPI/MachO/Architecture.def | 26 +- llvm/include/llvm/TextAPI/MachO/Architecture.h | 5 +- llvm/lib/Analysis/BranchProbabilityInfo.cpp | 16 +- llvm/lib/Analysis/Loads.cpp | 50 + llvm/lib/Analysis/MemorySSA.cpp | 11 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 14 +- llvm/lib/Analysis/ValueTracking.cpp | 19 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/WinException.cpp | 2 +- llvm/lib/CodeGen/BranchRelaxation.cpp | 15 +- llvm/lib/CodeGen/BreakFalseDeps.cpp | 7 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 69 + llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 17 +- llvm/lib/CodeGen/MIRParser/MIRParser.cpp | 2 +- llvm/lib/CodeGen/MIRPrinter.cpp | 2 +- llvm/lib/CodeGen/MachineFunction.cpp | 8 +- llvm/lib/CodeGen/PatchableFunction.cpp | 2 +- llvm/lib/LTO/LTO.cpp | 3 +- llvm/lib/Object/TapiFile.cpp | 2 +- llvm/lib/Support/ABIBreak.cpp | 24 + llvm/lib/Support/CMakeLists.txt | 1 + llvm/lib/Support/Error.cpp | 15 - llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 72 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 11 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 9 - llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 36 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 356 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 3 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 10 +- llvm/lib/Target/AMDGPU/R600AsmPrinter.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 38 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 5 + llvm/lib/Target/AMDGPU/SIInstructions.td | 174 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 2 +- llvm/lib/Target/ARC/ARCMachineFunctionInfo.h | 4 +- llvm/lib/Target/ARM/ARMBasicBlockInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 11 +- llvm/lib/Target/Mips/MipsAsmPrinter.cpp | 3 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 4 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 1 + llvm/lib/Target/PowerPC/PPCBranchSelector.cpp | 13 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 29 + .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.h | 6 +- llvm/lib/Target/SystemZ/SystemZLongBranch.cpp | 6 +- llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 6 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 28 +- llvm/lib/Target/X86/X86InstrInfo.td | 6 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 17 +- llvm/lib/Target/X86/X86TargetMachine.h | 3 + llvm/lib/TextAPI/MachO/Architecture.cpp | 25 +- llvm/lib/TextAPI/MachO/TextStubCommon.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 64 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 23 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 42 + .../Transforms/InstCombine/InstCombineInternal.h | 2 + .../InstCombine/InstructionCombining.cpp | 15 + llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 62 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 5 +- .../Vectorize/LoopVectorizationLegality.cpp | 66 - llvm/test/Analysis/BranchProbabilityInfo/fcmp.ll | 41 + llvm/test/Analysis/MemorySSA/debugvalue2.ll | 54 + .../AArch64/GlobalISel/arm64-regbankselect.mir | 10 +- .../GlobalISel/call-translator-tail-call.ll | 37 +- .../AArch64/GlobalISel/combine-anyext-crash.mir | 2 +- .../CodeGen/AArch64/GlobalISel/fold-fp-select.mir | 22 +- .../CodeGen/AArch64/GlobalISel/fold-select.mir | 4 +- .../GlobalISel/fp128-legalize-crash-pr35690.mir | 2 +- .../CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir | 6 +- .../CodeGen/AArch64/GlobalISel/inline-memcpy.mir | 6 +- .../CodeGen/AArch64/GlobalISel/inline-memmove.mir | 8 +- .../CodeGen/AArch64/GlobalISel/inline-memset.mir | 8 +- .../AArch64/GlobalISel/inline-small-memcpy.mir | 4 +- .../CodeGen/AArch64/GlobalISel/legalize-add.mir | 4 +- .../AArch64/GlobalISel/legalize-blockaddress.mir | 2 +- .../CodeGen/AArch64/GlobalISel/legalize-ceil.mir | 4 +- .../CodeGen/AArch64/GlobalISel/legalize-cmp.mir | 2 +- .../CodeGen/AArch64/GlobalISel/legalize-cos.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-div.mir | 2 +- .../AArch64/GlobalISel/legalize-dyn-alloca.mir | 6 +- .../CodeGen/AArch64/GlobalISel/legalize-exp.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-ext.mir | 18 +- .../CodeGen/AArch64/GlobalISel/legalize-fexp2.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-fma.mir | 10 +- .../CodeGen/AArch64/GlobalISel/legalize-frint.mir | 16 +- .../GlobalISel/legalize-intrinsic-round.mir | 16 +- .../GlobalISel/legalize-intrinsic-trunc.mir | 12 +- .../GlobalISel/legalize-inttoptr-xfail-1.mir | 2 +- .../GlobalISel/legalize-inttoptr-xfail-2.mir | 2 +- .../legalize-load-store-vector-of-ptr.mir | 6 +- .../AArch64/GlobalISel/legalize-load-store.mir | 18 +- .../CodeGen/AArch64/GlobalISel/legalize-log.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-log10.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-log2.mir | 12 +- .../AArch64/GlobalISel/legalize-nearbyint.mir | 14 +- .../GlobalISel/legalize-non-pow2-load-store.mir | 2 +- .../CodeGen/AArch64/GlobalISel/legalize-phi.mir | 14 +- .../CodeGen/AArch64/GlobalISel/legalize-pow.mir | 10 +- .../AArch64/GlobalISel/legalize-s128-div.mir | 4 +- .../CodeGen/AArch64/GlobalISel/legalize-select.mir | 4 +- .../AArch64/GlobalISel/legalize-shuffle-vector.mir | 6 +- .../CodeGen/AArch64/GlobalISel/legalize-sin.mir | 12 +- .../CodeGen/AArch64/GlobalISel/legalize-sqrt.mir | 4 +- .../AArch64/GlobalISel/legalize-vector-icmp.mir | 128 +- .../legalizer-combiner-zext-trunc-crash.mir | 2 +- .../AArch64/GlobalISel/load-addressing-modes.mir | 42 +- .../GlobalISel/localizer-in-O0-pipeline.mir | 2 +- llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 2 +- .../GlobalISel/machine-cse-mid-pipeline.mir | 2 +- .../GlobalISel/non-pow-2-extload-combine.mir | 2 +- .../AArch64/GlobalISel/observer-change-crash.mir | 2 +- .../AArch64/GlobalISel/opt-fold-compare.mir | 30 +- .../AArch64/GlobalISel/opt-shuffle-splat.mir | 12 +- .../prelegalizercombiner-extending-loads-s1.mir | 2 +- .../GlobalISel/regbank-extract-vector-elt.mir | 8 +- .../CodeGen/AArch64/GlobalISel/regbank-extract.mir | 2 +- .../CodeGen/AArch64/GlobalISel/regbank-fma.mir | 4 +- .../GlobalISel/regbank-insert-vector-elt.mir | 12 +- .../AArch64/GlobalISel/regbank-intrinsic-round.mir | 16 +- .../AArch64/GlobalISel/regbank-intrinsic-trunc.mir | 4 +- .../AArch64/GlobalISel/regbank-nearbyint.mir | 14 +- .../CodeGen/AArch64/GlobalISel/regbank-select.mir | 12 +- .../AArch64/GlobalISel/regbank-trunc-s128.mir | 2 +- .../GlobalISel/regbankselect-build-vector.mir | 2 +- .../GlobalISel/regbankselect-unmerge-vec.mir | 4 +- .../GlobalISel/select-arith-extended-reg.mir | 50 +- .../GlobalISel/select-atomic-load-store.mir | 2 +- .../CodeGen/AArch64/GlobalISel/select-binop.mir | 4 +- .../AArch64/GlobalISel/select-blockaddress.mir | 2 +- .../CodeGen/AArch64/GlobalISel/select-bswap.mir | 6 +- .../AArch64/GlobalISel/select-build-vector.mir | 10 +- .../test/CodeGen/AArch64/GlobalISel/select-cbz.mir | 4 +- .../AArch64/GlobalISel/select-concat-vectors.mir | 4 +- .../CodeGen/AArch64/GlobalISel/select-ctlz.mir | 18 +- .../GlobalISel/select-extract-vector-elt.mir | 16 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 4 +- .../AArch64/GlobalISel/select-frint-nofp16.mir | 6 +- .../CodeGen/AArch64/GlobalISel/select-frint.mir | 16 +- .../GlobalISel/select-insert-vector-elt.mir | 12 +- .../CodeGen/AArch64/GlobalISel/select-int-ext.mir | 18 +- .../AArch64/GlobalISel/select-intrinsic-round.mir | 16 +- .../AArch64/GlobalISel/select-intrinsic-trunc.mir | 16 +- .../AArch64/GlobalISel/select-jump-table-brjt.mir | 2 +- .../AArch64/GlobalISel/select-ldaxr-intrin.mir | 8 +- .../AArch64/GlobalISel/select-ldxr-intrin.mir | 8 +- .../GlobalISel/select-load-store-vector-of-ptr.mir | 4 +- .../CodeGen/AArch64/GlobalISel/select-load.mir | 8 +- .../AArch64/GlobalISel/select-nearbyint.mir | 14 +- .../test/CodeGen/AArch64/GlobalISel/select-phi.mir | 4 +- .../CodeGen/AArch64/GlobalISel/select-pr32733.mir | 2 +- .../CodeGen/AArch64/GlobalISel/select-select.mir | 4 +- .../AArch64/GlobalISel/select-shuffle-vector.mir | 8 +- .../select-shufflevec-undef-mask-elt.mir | 2 +- .../AArch64/GlobalISel/select-stlxr-intrin.mir | 8 +- .../CodeGen/AArch64/GlobalISel/select-store.mir | 8 +- .../test/CodeGen/AArch64/GlobalISel/select-stx.mir | 8 +- .../CodeGen/AArch64/GlobalISel/select-trap.mir | 2 +- .../CodeGen/AArch64/GlobalISel/select-uaddo.mir | 4 +- .../CodeGen/AArch64/GlobalISel/select-unmerge.mir | 14 +- .../AArch64/GlobalISel/select-vector-icmp.mir | 160 +- .../AArch64/GlobalISel/select-vector-shift.mir | 8 +- .../GlobalISel/select-with-no-legality-check.mir | 304 +- .../AArch64/GlobalISel/store-addressing-modes.mir | 14 +- .../CodeGen/AArch64/aarch64-mov-debug-locs.mir | 2 +- llvm/test/CodeGen/AArch64/aarch64-vector-pcs.mir | 2 +- .../CodeGen/AArch64/branch-relax-block-size.mir | 2 +- .../dont-shrink-wrap-stack-mayloadorstore.mir | 4 +- llvm/test/CodeGen/AArch64/irg-nomem.mir | 2 +- llvm/test/CodeGen/AArch64/jump-table-compress.mir | 2 +- .../AArch64/machine-outliner-inline-asm-adrp.mir | 6 +- llvm/test/CodeGen/AArch64/movimm-wzr.mir | 2 +- .../CodeGen/AArch64/reverse-csr-restore-seq.mir | 2 +- llvm/test/CodeGen/AArch64/spill-undef.mir | 2 +- llvm/test/CodeGen/AArch64/tailcall-ccmismatch.ll | 1 + llvm/test/CodeGen/AArch64/wineh-frame0.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame1.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame2.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame3.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame4.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame5.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame6.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame7.mir | 2 +- llvm/test/CodeGen/AArch64/wineh-frame8.mir | 2 +- llvm/test/CodeGen/AArch64/wineh1.mir | 2 +- llvm/test/CodeGen/AArch64/wineh2.mir | 2 +- llvm/test/CodeGen/AArch64/wineh3.mir | 2 +- llvm/test/CodeGen/AArch64/wineh4.mir | 2 +- llvm/test/CodeGen/AArch64/wineh5.mir | 2 +- llvm/test/CodeGen/AArch64/wineh6.mir | 2 +- llvm/test/CodeGen/AArch64/wineh7.mir | 2 +- llvm/test/CodeGen/AArch64/wineh8.mir | 2 +- llvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir | 2 +- .../GlobalISel/inst-select-amdgcn.cvt.pk.i16.mir | 67 + .../GlobalISel/inst-select-amdgcn.cvt.pk.u16.mir | 67 + .../inst-select-amdgcn.cvt.pknorm.i16.mir | 67 + .../inst-select-amdgcn.cvt.pknorm.u16.mir | 67 + .../GlobalISel/inst-select-amdgcn.cvt.pkrtz.mir | 80 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.sffbh.mir | 62 + .../CodeGen/AMDGPU/GlobalISel/inst-select-fabs.mir | 251 + .../GlobalISel/inst-select-fcanonicalize.mir | 18 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir | 524 + .../GlobalISel/inst-select-load-local-128.mir | 229 + .../AMDGPU/GlobalISel/inst-select-load-local.mir | 383 +- .../AMDGPU/GlobalISel/inst-select-load-private.mir | 328 - .../AMDGPU/GlobalISel/legalize-block-addr.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 158 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 158 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 146 +- .../GlobalISel/legalize-load-constant-32bit.mir | 64 + .../AMDGPU/GlobalISel/legalize-load-constant.mir | 11906 +++++++++++++++++++ .../AMDGPU/GlobalISel/legalize-load-flat.mir | 10411 ++++++++++++++++ .../AMDGPU/GlobalISel/legalize-load-global.mir | 11361 ++++++++++++++++++ .../AMDGPU/GlobalISel/legalize-load-local.mir | 11269 ++++++++++++++++++ .../AMDGPU/GlobalISel/legalize-load-private.mir | 10223 ++++++++++++++++ .../CodeGen/AMDGPU/GlobalISel/legalize-load.mir | 443 - .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 54 +- .../AMDGPU/GlobalISel/regbankselect-block-addr.mir | 2 +- .../AMDGPU/GlobalISel/regbankselect-sextload.mir | 98 + .../AMDGPU/GlobalISel/regbankselect-zextload.mir | 97 + llvm/test/CodeGen/AMDGPU/coalescer-subreg-join.mir | 2 +- .../CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 22 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 2 +- llvm/test/CodeGen/AMDGPU/fix-vgpr-copies.mir | 2 +- llvm/test/CodeGen/AMDGPU/flat-load-clustering.mir | 2 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 6 +- llvm/test/CodeGen/AMDGPU/fneg.ll | 17 +- llvm/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir | 18 +- llvm/test/CodeGen/AMDGPU/hazard.mir | 4 +- llvm/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir | 2 +- llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir | 2 +- llvm/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir | 2 +- llvm/test/CodeGen/AMDGPU/limit-coalesce.mir | 2 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 2 +- ...galizer-multiple-mem-operands-nontemporal-1.mir | 2 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 2 +- .../CodeGen/AMDGPU/merge-load-store-physreg.mir | 4 +- llvm/test/CodeGen/AMDGPU/merge-load-store.mir | 2 +- llvm/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir | 6 +- .../rename-independent-subregs-mac-operands.mir | 4 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 2 +- llvm/test/CodeGen/AMDGPU/schedule-regpressure.mir | 2 +- llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 4 +- llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- .../CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 2 +- .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 4 +- llvm/test/CodeGen/AMDGPU/wqm.mir | 2 +- llvm/test/CodeGen/ARM/ARMLoadStoreDBG.mir | 2 +- .../CodeGen/ARM/ParallelDSP/complex_dot_prod.ll | 120 + .../CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll | 16 +- llvm/test/CodeGen/ARM/a15-partial-update.ll | 67 +- llvm/test/CodeGen/ARM/cmp1-peephole-thumb.mir | 2 +- llvm/test/CodeGen/ARM/cmp2-peephole-thumb.mir | 2 +- llvm/test/CodeGen/ARM/constant-island-movwt.mir | 2 +- llvm/test/CodeGen/ARM/constant-islands-cfg.mir | 2 +- .../test/CodeGen/ARM/constant-islands-split-IT.mir | 2 +- llvm/test/CodeGen/ARM/dbg-range-extension.mir | 2 +- llvm/test/CodeGen/ARM/expand-pseudos.mir | 6 +- llvm/test/CodeGen/ARM/fp16-litpool-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir | 2 +- llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir | 2 +- .../ARM/ifcvt-diamond-unanalyzable-common.mir | 2 +- llvm/test/CodeGen/ARM/misched-int-basic-thumb2.mir | 2 +- llvm/test/CodeGen/ARM/misched-int-basic.mir | 2 +- llvm/test/CodeGen/ARM/prera-ldst-aliasing.mir | 2 +- llvm/test/CodeGen/ARM/prera-ldst-insertpt.mir | 4 +- llvm/test/CodeGen/ARM/sched-it-debug-nodes.mir | 2 +- llvm/test/CodeGen/ARM/single-issue-r52.mir | 2 +- llvm/test/CodeGen/ARM/v6-jumptable-clobber.mir | 4 +- llvm/test/CodeGen/ARM/vldm-liveness.mir | 2 +- llvm/test/CodeGen/ARM/vldmia-sched.mir | 2 +- llvm/test/CodeGen/Hexagon/bank-conflict.mir | 2 +- .../CodeGen/Hexagon/early-if-conv-lifetime.mir | 2 +- llvm/test/CodeGen/Hexagon/early-if-predicator.mir | 2 +- llvm/test/CodeGen/Hexagon/ifcvt-live-subreg.mir | 2 +- .../CodeGen/Hexagon/pipeliner/swp-phi-start.mir | 2 +- llvm/test/CodeGen/Hexagon/regalloc-bad-undef.mir | 2 +- llvm/test/CodeGen/Lanai/peephole-compare.mir | 18 +- .../print-parse-verify-failedISel-property.mir | 2 +- .../CodeGen/MIR/AArch64/return-address-signing.mir | 4 +- llvm/test/CodeGen/MIR/AArch64/swp.mir | 2 +- llvm/test/CodeGen/MIR/AMDGPU/syncscopes.mir | 2 +- llvm/test/CodeGen/MIR/Generic/machine-function.mir | 8 +- .../MIR/PowerPC/peephole-miscompile-extswsli.mir | 2 +- .../test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir | 4 +- .../CodeGen/MIR/X86/branch-folder-with-label.mir | 6 +- llvm/test/CodeGen/MIR/X86/diexpr-win32.mir | 4 +- .../test/CodeGen/MIR/X86/expected-stack-object.mir | 2 +- llvm/test/CodeGen/MIR/X86/fixed-stack-di.mir | 2 +- .../MIR/X86/fixed-stack-memory-operands.mir | 2 +- .../MIR/X86/frame-info-stack-references.mir | 2 +- .../Mips/GlobalISel/instruction-select/add.mir | 2 +- .../Mips/GlobalISel/instruction-select/bitwise.mir | 18 +- .../Mips/GlobalISel/instruction-select/branch.mir | 4 +- .../GlobalISel/instruction-select/constants.mir | 8 +- .../Mips/GlobalISel/instruction-select/fabs.mir | 4 +- .../Mips/GlobalISel/instruction-select/fcmp.mir | 64 +- .../Mips/GlobalISel/instruction-select/fence.mir | 2 +- .../GlobalISel/instruction-select/float_args.mir | 16 +- .../float_arithmetic_operations.mir | 16 +- .../instruction-select/float_constants.mir | 4 +- .../instruction-select/fpext_and_fptrunc.mir | 4 +- .../instruction-select/fptosi_and_fptoui.mir | 4 +- .../Mips/GlobalISel/instruction-select/fsqrt.mir | 4 +- .../instruction-select/gloal_address.mir | 2 +- .../instruction-select/gloal_address_pic.mir | 10 +- .../Mips/GlobalISel/instruction-select/icmp.mir | 22 +- .../instruction-select/inttoptr_and_ptrtoint.mir | 4 +- .../instruction-select/jump_table_and_brjt.mir | 2 +- .../Mips/GlobalISel/instruction-select/load.mir | 6 +- .../instruction-select/load_store_fold.mir | 16 +- .../Mips/GlobalISel/instruction-select/mul.mir | 4 +- .../Mips/GlobalISel/instruction-select/phi.mir | 8 +- .../GlobalISel/instruction-select/pointers.mir | 6 +- .../GlobalISel/instruction-select/rem_and_div.mir | 8 +- .../Mips/GlobalISel/instruction-select/select.mir | 8 +- .../instruction-select/sitofp_and_uitofp.mir | 4 +- .../GlobalISel/instruction-select/stack_args.mir | 2 +- .../Mips/GlobalISel/instruction-select/store.mir | 6 +- .../Mips/GlobalISel/instruction-select/sub.mir | 2 +- .../instruction-select/truncStore_and_aExtLoad.mir | 6 +- .../instruction-select/zextLoad_and_sextLoad.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/add.mir | 20 +- .../CodeGen/Mips/GlobalISel/legalizer/bitwise.mir | 56 +- .../CodeGen/Mips/GlobalISel/legalizer/branch.mir | 4 +- .../Mips/GlobalISel/legalizer/ceil_and_floor.mir | 8 +- .../Mips/GlobalISel/legalizer/constants.mir | 16 +- .../CodeGen/Mips/GlobalISel/legalizer/fabs.mir | 4 +- .../CodeGen/Mips/GlobalISel/legalizer/fcmp.mir | 4 +- .../CodeGen/Mips/GlobalISel/legalizer/fence.mir | 2 +- .../legalizer/float_arithmetic_operations.mir | 16 +- .../Mips/GlobalISel/legalizer/float_constants.mir | 4 +- .../GlobalISel/legalizer/fpext_and_fptrunc.mir | 4 +- .../GlobalISel/legalizer/fptosi_and_fptoui.mir | 32 +- .../CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir | 4 +- .../Mips/GlobalISel/legalizer/global_address.mir | 2 +- .../CodeGen/Mips/GlobalISel/legalizer/icmp.mir | 28 +- .../GlobalISel/legalizer/inttoptr_and_ptrtoint.mir | 4 +- .../GlobalISel/legalizer/jump_table_and_brjt.mir | 2 +- .../CodeGen/Mips/GlobalISel/legalizer/load.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/mul.mir | 22 +- .../test/CodeGen/Mips/GlobalISel/legalizer/phi.mir | 14 +- .../CodeGen/Mips/GlobalISel/legalizer/pointers.mir | 6 +- .../Mips/GlobalISel/legalizer/rem_and_div.mir | 32 +- .../CodeGen/Mips/GlobalISel/legalizer/select.mir | 16 +- .../GlobalISel/legalizer/sitofp_and_uitofp.mir | 32 +- .../Mips/GlobalISel/legalizer/stack_args.mir | 2 +- .../CodeGen/Mips/GlobalISel/legalizer/store.mir | 8 +- .../test/CodeGen/Mips/GlobalISel/legalizer/sub.mir | 18 +- .../CodeGen/Mips/GlobalISel/legalizer/trap.mir | 2 +- .../CodeGen/Mips/GlobalISel/legalizer/trunc.mir | 2 +- .../legalizer/truncStore_and_aExtLoad.mir | 12 +- .../GlobalISel/legalizer/zextLoad_and_sextLoad.mir | 20 +- .../Mips/GlobalISel/legalizer/zext_and_sext.mir | 4 +- .../truncStore_and_aExtLoad.mir | 4 +- .../mips-prelegalizer-combiner/tryCombine.mir | 2 +- .../zextLoad_and_sextLoad.mir | 20 +- .../regbankselect/TypeInfoforMF_skipCopies.mir | 4 +- .../CodeGen/Mips/GlobalISel/regbankselect/add.mir | 2 +- .../Mips/GlobalISel/regbankselect/bitwise.mir | 18 +- .../Mips/GlobalISel/regbankselect/branch.mir | 4 +- .../CodeGen/Mips/GlobalISel/regbankselect/fabs.mir | 4 +- .../CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir | 4 +- .../Mips/GlobalISel/regbankselect/fence.mir | 2 +- .../Mips/GlobalISel/regbankselect/float_args.mir | 16 +- .../regbankselect/float_arithmetic_operations.mir | 16 +- .../GlobalISel/regbankselect/float_constants.mir | 4 +- .../GlobalISel/regbankselect/fpext_and_fptrunc.mir | 4 +- .../GlobalISel/regbankselect/fptosi_and_fptoui.mir | 4 +- .../Mips/GlobalISel/regbankselect/fsqrt.mir | 4 +- .../GlobalISel/regbankselect/global_address.mir | 2 +- .../regbankselect/global_address_pic.mir | 2 +- .../CodeGen/Mips/GlobalISel/regbankselect/icmp.mir | 4 +- .../regbankselect/inttoptr_and_ptrtoint.mir | 4 +- .../regbankselect/jump_table_and_brjt.mir | 2 +- .../CodeGen/Mips/GlobalISel/regbankselect/load.mir | 12 +- .../regbankselect/long_ambiguous_chain_s32.mir | 8 +- .../regbankselect/long_ambiguous_chain_s64.mir | 8 +- .../CodeGen/Mips/GlobalISel/regbankselect/mul.mir | 4 +- .../CodeGen/Mips/GlobalISel/regbankselect/phi.mir | 12 +- .../Mips/GlobalISel/regbankselect/pointers.mir | 6 +- .../Mips/GlobalISel/regbankselect/rem_and_div.mir | 8 +- .../Mips/GlobalISel/regbankselect/select.mir | 14 +- .../GlobalISel/regbankselect/sitofp_and_uitofp.mir | 4 +- .../Mips/GlobalISel/regbankselect/stack_args.mir | 2 +- .../Mips/GlobalISel/regbankselect/store.mir | 8 +- .../CodeGen/Mips/GlobalISel/regbankselect/sub.mir | 2 +- .../regbankselect/test_TypeInfoforMF.mir | 16 +- .../regbankselect/truncStore_and_aExtLoad.mir | 6 +- .../regbankselect/zextLoad_and_sextLoad.mir | 12 +- .../GlobalISel/regbankselect/zext_and_sext.mir | 4 +- llvm/test/CodeGen/Mips/cconv/vector.ll | 732 +- .../compact-branch-implicit-def.mir | 2 +- .../CodeGen/Mips/compactbranches/empty-block.mir | 2 +- .../indirect-jump-hazard/guards-verify-call.mir | 2 +- .../guards-verify-tailcall.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dext-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dext-size.mir | 2 +- .../CodeGen/Mips/instverify/dextm-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextm-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextm-size.mir | 2 +- .../CodeGen/Mips/instverify/dextu-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextu-pos.mir | 2 +- .../CodeGen/Mips/instverify/dextu-size-valid.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dextu-size.mir | 2 +- .../test/CodeGen/Mips/instverify/dins-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dins-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dins-size.mir | 2 +- .../CodeGen/Mips/instverify/dinsm-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsm-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsm-size.mir | 2 +- .../CodeGen/Mips/instverify/dinsu-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsu-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/dinsu-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ext-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-pos-size.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-pos.mir | 2 +- llvm/test/CodeGen/Mips/instverify/ins-size.mir | 2 +- .../Mips/longbranch/branch-limits-fp-micromips.mir | 4 +- .../longbranch/branch-limits-fp-micromipsr6.mir | 4 +- .../Mips/longbranch/branch-limits-fp-mips.mir | 4 +- .../Mips/longbranch/branch-limits-fp-mipsr6.mir | 4 +- .../longbranch/branch-limits-int-microMIPS.mir | 16 +- .../longbranch/branch-limits-int-micromipsr6.mir | 24 +- .../Mips/longbranch/branch-limits-int-mips64.mir | 12 +- .../Mips/longbranch/branch-limits-int-mips64r6.mir | 24 +- .../Mips/longbranch/branch-limits-int-mipsr6.mir | 24 +- .../CodeGen/Mips/longbranch/branch-limits-int.mir | 12 +- .../CodeGen/Mips/longbranch/branch-limits-msa.mir | 20 +- llvm/test/CodeGen/Mips/micromips-eva.mir | 4 +- .../CodeGen/Mips/micromips-short-delay-slot.mir | 2 +- .../micromips-sizereduction/micromips-lwp-swp.mir | 8 +- .../micromips-no-lwp-swp.mir | 8 +- .../Mips/mirparser/target-flags-pic-mxgot-tls.mir | 2 +- .../Mips/mirparser/target-flags-pic-o32.mir | 2 +- .../CodeGen/Mips/mirparser/target-flags-pic.mir | 2 +- .../Mips/mirparser/target-flags-static-tls.mir | 2 +- llvm/test/CodeGen/Mips/msa/2r_vector_scalar.ll | 5 +- llvm/test/CodeGen/Mips/msa/emergency-spill.mir | 2 +- llvm/test/CodeGen/Mips/msa/nori.b.ll | 26 + .../CodeGen/Mips/sll-micromips-r6-encoding.mir | 2 +- .../test/CodeGen/Mips/unaligned-memops-mapping.mir | 12 +- .../PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir | 2 +- llvm/test/CodeGen/PowerPC/aantidep-def-ec.mir | 2 +- llvm/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir | 2 +- llvm/test/CodeGen/PowerPC/block-placement-1.mir | 4 +- llvm/test/CodeGen/PowerPC/block-placement.mir | 2 +- llvm/test/CodeGen/PowerPC/collapse-rotates.mir | 2 +- ...convert-rr-to-ri-instrs-R0-special-handling.mir | 14 +- .../convert-rr-to-ri-instrs-out-of-range.mir | 40 +- .../CodeGen/PowerPC/convert-rr-to-ri-instrs.mir | 176 +- .../CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir | 6 +- llvm/test/CodeGen/PowerPC/expand-isel-1.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-10.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-2.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-3.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-4.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-5.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-6.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-7.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-8.mir | 2 +- llvm/test/CodeGen/PowerPC/expand-isel-9.mir | 2 +- .../CodeGen/PowerPC/no-rlwimi-trivial-commute.mir | 2 +- .../test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir | 2 +- .../CodeGen/PowerPC/remove-copy-crunsetcrbit.mir | 2 +- llvm/test/CodeGen/PowerPC/remove-implicit-use.mir | 2 +- .../CodeGen/PowerPC/remove-redundant-load-imm.mir | 28 +- llvm/test/CodeGen/PowerPC/remove-self-copies.mir | 2 +- .../test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir | 12 +- llvm/test/CodeGen/PowerPC/schedule-addi-load.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc2.mir | 2 +- llvm/test/CodeGen/PowerPC/setcr_bc3.mir | 2 +- llvm/test/CodeGen/PowerPC/shrink-wrap.mir | 2 +- llvm/test/CodeGen/PowerPC/tls_get_addr_fence1.mir | 2 +- llvm/test/CodeGen/PowerPC/tls_get_addr_fence2.mir | 2 +- llvm/test/CodeGen/RISCV/compress-inline-asm.ll | 2 +- llvm/test/CodeGen/RISCV/compress.ll | 2 +- llvm/test/CodeGen/RISCV/option-norvc.ll | 2 +- llvm/test/CodeGen/RISCV/option-rvc.ll | 2 +- .../CodeGen/RISCV/select-optimize-multiple.mir | 4 +- .../CodeGen/SystemZ/RAbasic-invalid-LR-update.mir | 2 +- llvm/test/CodeGen/SystemZ/call-05.ll | 3 +- .../CodeGen/SystemZ/clear-liverange-spillreg.mir | 2 +- llvm/test/CodeGen/SystemZ/cond-move-04.mir | 2 +- llvm/test/CodeGen/SystemZ/cond-move-05.mir | 2 +- llvm/test/CodeGen/SystemZ/cond-move-08.mir | 2 +- .../CodeGen/SystemZ/cond-move-regalloc-hints.mir | 2 +- llvm/test/CodeGen/SystemZ/debuginstr-00.mir | 2 +- llvm/test/CodeGen/SystemZ/debuginstr-01.mir | 2 +- llvm/test/CodeGen/SystemZ/debuginstr-02.mir | 2 +- llvm/test/CodeGen/SystemZ/debuginstr-cgp.mir | 2 +- llvm/test/CodeGen/SystemZ/fp-conv-17.mir | 2 +- .../CodeGen/SystemZ/load-and-test-RA-hints.mir | 2 +- llvm/test/CodeGen/SystemZ/misched-readadvances.mir | 2 +- .../CodeGen/SystemZ/postra-sched-expandedops.mir | 2 +- llvm/test/CodeGen/SystemZ/regalloc-GR128-02.mir | 2 +- .../SystemZ/regalloc-fast-invalid-kill-flag.mir | 2 +- .../regcoal-undef-lane-4-rm-cp-commuting-def.mir | 2 +- llvm/test/CodeGen/SystemZ/subregliveness-06.mir | 2 +- llvm/test/CodeGen/SystemZ/subregliveness-07.mir | 2 +- llvm/test/CodeGen/Thumb/PR36658.mir | 2 +- llvm/test/CodeGen/Thumb/tbb-reuse.mir | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir | 2 +- .../LowOverheadLoops/end-positive-offset.mir | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/massive.mir | 2 +- .../Thumb2/LowOverheadLoops/multiblock-massive.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-after-call.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-after-read.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-after-spill.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-after-write.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-non-header.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-non-loop.mir | 2 +- .../Thumb2/LowOverheadLoops/revert-while.mir | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/size-limit.mir | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/switch.mir | 2 +- .../LowOverheadLoops/while-negative-offset.mir | 2 +- .../test/CodeGen/Thumb2/LowOverheadLoops/while.mir | 2 +- llvm/test/CodeGen/Thumb2/m4-sched-ldr.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block2.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block3.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block4.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block5.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block6.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block7.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-block8.mir | 2 +- llvm/test/CodeGen/Thumb2/mve-vpt-nots.mir | 12 +- llvm/test/CodeGen/Thumb2/tbb-removeadd.mir | 2 +- .../X86/GlobalISel/avoid-matchtable-crash.mir | 2 +- .../CodeGen/X86/GlobalISel/legalize-add-v128.mir | 8 +- .../CodeGen/X86/GlobalISel/legalize-add-v256.mir | 8 +- .../CodeGen/X86/GlobalISel/legalize-add-v512.mir | 10 +- llvm/test/CodeGen/X86/GlobalISel/legalize-add.mir | 6 +- .../CodeGen/X86/GlobalISel/legalize-and-scalar.mir | 10 +- .../X86/GlobalISel/legalize-ashr-scalar.mir | 4 +- .../CodeGen/X86/GlobalISel/legalize-brcond.mir | 2 +- llvm/test/CodeGen/X86/GlobalISel/legalize-cmp.mir | 10 +- .../CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir | 24 +- llvm/test/CodeGen/X86/GlobalISel/legalize-ext.mir | 36 +- .../X86/GlobalISel/legalize-fadd-scalar.mir | 4 +- .../X86/GlobalISel/legalize-fdiv-scalar.mir | 4 +- .../X86/GlobalISel/legalize-fmul-scalar.mir | 4 +- .../X86/GlobalISel/legalize-fpext-scalar.mir | 2 +- .../X86/GlobalISel/legalize-fptrunc-scalar.mir | 2 +- .../X86/GlobalISel/legalize-fsub-scalar.mir | 4 +- .../X86/GlobalISel/legalize-insert-vec256.mir | 2 +- .../X86/GlobalISel/legalize-insert-vec512.mir | 4 +- .../X86/GlobalISel/legalize-lshr-scalar.mir | 4 +- .../X86/GlobalISel/legalize-memop-scalar-32.mir | 4 +- .../X86/GlobalISel/legalize-memop-scalar-64.mir | 4 +- .../CodeGen/X86/GlobalISel/legalize-mul-scalar.mir | 8 +- .../CodeGen/X86/GlobalISel/legalize-mul-v128.mir | 6 +- .../CodeGen/X86/GlobalISel/legalize-mul-v256.mir | 6 +- .../CodeGen/X86/GlobalISel/legalize-mul-v512.mir | 6 +- .../CodeGen/X86/GlobalISel/legalize-or-scalar.mir | 10 +- llvm/test/CodeGen/X86/GlobalISel/legalize-phi.mir | 14 +- .../CodeGen/X86/GlobalISel/legalize-shl-scalar.mir | 4 +- .../CodeGen/X86/GlobalISel/legalize-sub-v128.mir | 8 +- .../CodeGen/X86/GlobalISel/legalize-sub-v256.mir | 8 +- .../CodeGen/X86/GlobalISel/legalize-sub-v512.mir | 8 +- llvm/test/CodeGen/X86/GlobalISel/legalize-sub.mir | 4 +- .../CodeGen/X86/GlobalISel/legalize-xor-scalar.mir | 10 +- .../CodeGen/X86/GlobalISel/regbankselect-AVX2.mir | 10 +- .../X86/GlobalISel/regbankselect-AVX512.mir | 10 +- .../CodeGen/X86/GlobalISel/regbankselect-X32.mir | 2 +- .../X86/GlobalISel/regbankselect-X86_64.mir | 164 +- llvm/test/CodeGen/X86/GlobalISel/select-GV-32.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-GV-64.mir | 4 +- .../CodeGen/X86/GlobalISel/select-add-v128.mir | 8 +- .../CodeGen/X86/GlobalISel/select-add-v256.mir | 8 +- .../CodeGen/X86/GlobalISel/select-add-v512.mir | 8 +- .../test/CodeGen/X86/GlobalISel/select-add-x32.mir | 2 +- llvm/test/CodeGen/X86/GlobalISel/select-add.mir | 8 +- .../CodeGen/X86/GlobalISel/select-and-scalar.mir | 8 +- .../CodeGen/X86/GlobalISel/select-ashr-scalar.mir | 24 +- llvm/test/CodeGen/X86/GlobalISel/select-blsi.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-blsr.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-br.mir | 2 +- llvm/test/CodeGen/X86/GlobalISel/select-brcond.mir | 2 +- llvm/test/CodeGen/X86/GlobalISel/select-cmp.mir | 26 +- .../CodeGen/X86/GlobalISel/select-constant.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-copy.mir | 12 +- .../CodeGen/X86/GlobalISel/select-ext-x86-64.mir | 14 +- llvm/test/CodeGen/X86/GlobalISel/select-ext.mir | 26 +- .../X86/GlobalISel/select-extract-vec256.mir | 4 +- .../X86/GlobalISel/select-extract-vec512.mir | 8 +- .../CodeGen/X86/GlobalISel/select-fadd-scalar.mir | 4 +- .../CodeGen/X86/GlobalISel/select-fconstant.mir | 4 +- .../CodeGen/X86/GlobalISel/select-fdiv-scalar.mir | 4 +- .../CodeGen/X86/GlobalISel/select-fmul-scalar.mir | 4 +- .../CodeGen/X86/GlobalISel/select-fpext-scalar.mir | 2 +- .../X86/GlobalISel/select-fptrunc-scalar.mir | 2 +- .../CodeGen/X86/GlobalISel/select-fsub-scalar.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-gep.mir | 2 +- .../X86/GlobalISel/select-insert-vec256.mir | 8 +- .../X86/GlobalISel/select-insert-vec512.mir | 16 +- .../CodeGen/X86/GlobalISel/select-lshr-scalar.mir | 24 +- .../GlobalISel/select-memop-scalar-unordered.mir | 36 +- .../X86/GlobalISel/select-memop-scalar-x32.mir | 16 +- .../CodeGen/X86/GlobalISel/select-memop-scalar.mir | 36 +- .../CodeGen/X86/GlobalISel/select-memop-v128.mir | 8 +- .../CodeGen/X86/GlobalISel/select-memop-v256.mir | 8 +- .../CodeGen/X86/GlobalISel/select-memop-v512.mir | 8 +- .../CodeGen/X86/GlobalISel/select-merge-vec256.mir | 2 +- .../CodeGen/X86/GlobalISel/select-merge-vec512.mir | 4 +- .../CodeGen/X86/GlobalISel/select-mul-scalar.mir | 6 +- .../test/CodeGen/X86/GlobalISel/select-mul-vec.mir | 30 +- .../CodeGen/X86/GlobalISel/select-or-scalar.mir | 8 +- llvm/test/CodeGen/X86/GlobalISel/select-phi.mir | 12 +- .../CodeGen/X86/GlobalISel/select-shl-scalar.mir | 24 +- .../CodeGen/X86/GlobalISel/select-sub-v128.mir | 8 +- .../CodeGen/X86/GlobalISel/select-sub-v256.mir | 8 +- .../CodeGen/X86/GlobalISel/select-sub-v512.mir | 8 +- llvm/test/CodeGen/X86/GlobalISel/select-sub.mir | 4 +- llvm/test/CodeGen/X86/GlobalISel/select-trunc.mir | 12 +- llvm/test/CodeGen/X86/GlobalISel/select-undef.mir | 6 +- .../X86/GlobalISel/select-unmerge-vec256.mir | 2 +- .../X86/GlobalISel/select-unmerge-vec512.mir | 4 +- .../CodeGen/X86/GlobalISel/select-xor-scalar.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-legalize-GV.mir | 2 +- .../X86/GlobalISel/x86-legalize-inttoptr.mir | 2 +- .../X86/GlobalISel/x86-legalize-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-legalize-srem.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-legalize-udiv.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-legalize-urem.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-select-inttoptr.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir | 8 +- .../CodeGen/X86/GlobalISel/x86-select-sdiv.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-select-srem.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-select-trap.mir | 2 +- .../CodeGen/X86/GlobalISel/x86-select-udiv.mir | 6 +- .../CodeGen/X86/GlobalISel/x86-select-urem.mir | 6 +- .../CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir | 2 +- .../X86/GlobalISel/x86_64-legalize-fcmp.mir | 56 +- .../X86/GlobalISel/x86_64-legalize-fptosi.mir | 16 +- .../X86/GlobalISel/x86_64-legalize-inttoptr.mir | 2 +- .../X86/GlobalISel/x86_64-legalize-ptrtoint.mir | 10 +- .../X86/GlobalISel/x86_64-legalize-sdiv.mir | 8 +- .../X86/GlobalISel/x86_64-legalize-sitofp.mir | 16 +- .../X86/GlobalISel/x86_64-legalize-srem.mir | 8 +- .../X86/GlobalISel/x86_64-legalize-udiv.mir | 8 +- .../X86/GlobalISel/x86_64-legalize-urem.mir | 8 +- .../X86/GlobalISel/x86_64-legalize-zext.mir | 20 +- .../CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir | 56 +- .../X86/GlobalISel/x86_64-select-fptosi.mir | 16 +- .../X86/GlobalISel/x86_64-select-inttoptr.mir | 2 +- .../X86/GlobalISel/x86_64-select-ptrtoint.mir | 10 +- .../CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir | 8 +- .../X86/GlobalISel/x86_64-select-sitofp.mir | 8 +- .../CodeGen/X86/GlobalISel/x86_64-select-srem.mir | 8 +- .../CodeGen/X86/GlobalISel/x86_64-select-udiv.mir | 8 +- .../CodeGen/X86/GlobalISel/x86_64-select-urem.mir | 8 +- .../CodeGen/X86/GlobalISel/x86_64-select-zext.mir | 20 +- llvm/test/CodeGen/X86/PR37310.mir | 2 +- llvm/test/CodeGen/X86/adx-commute.mir | 8 +- llvm/test/CodeGen/X86/avoid-sfb-g-no-change.mir | 4 +- llvm/test/CodeGen/X86/avoid-sfb-g-no-change2.mir | 2 +- llvm/test/CodeGen/X86/avoid-sfb-g-no-change3.mir | 2 +- llvm/test/CodeGen/X86/avoid-sfb-kill-flags.mir | 2 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 2 +- llvm/test/CodeGen/X86/avx512f-256-set0.mir | 2 +- llvm/test/CodeGen/X86/bad-tls-fold.mir | 4 +- llvm/test/CodeGen/X86/block-placement.mir | 2 +- .../CodeGen/X86/conditional-tailcall-samedest.mir | 2 +- .../X86/dbg-changes-codegen-branch-folding2.mir | 2 +- llvm/test/CodeGen/X86/domain-reassignment.mir | 16 +- llvm/test/CodeGen/X86/fixup-bw-inst.mir | 10 +- llvm/test/CodeGen/X86/implicit-null-checks.mir | 54 +- .../CodeGen/X86/implicit-null-chk-reg-rewrite.mir | 2 +- llvm/test/CodeGen/X86/late-remat-update.mir | 2 +- llvm/test/CodeGen/X86/lea-opt-with-debug.mir | 2 +- llvm/test/CodeGen/X86/leaFixup32.mir | 24 +- llvm/test/CodeGen/X86/leaFixup64.mir | 50 +- llvm/test/CodeGen/X86/limit-split-cost.mir | 2 +- llvm/test/CodeGen/X86/movtopush.mir | 2 +- llvm/test/CodeGen/X86/non-value-mem-operand.mir | 2 +- llvm/test/CodeGen/X86/opt_phis2.mir | 2 +- llvm/test/CodeGen/X86/peephole-fold-testrr.mir | 4 +- llvm/test/CodeGen/X86/postra-ignore-dbg-instrs.mir | 2 +- llvm/test/CodeGen/X86/pr30821.mir | 2 +- llvm/test/CodeGen/X86/pr38952.mir | 2 +- llvm/test/CodeGen/X86/pre-coalesce.mir | 2 +- llvm/test/CodeGen/X86/regalloc-copy-hints.mir | 2 +- llvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir | 2 +- .../CodeGen/X86/sjlj-shadow-stack-liveness.mir | 2 +- llvm/test/CodeGen/X86/sqrt-partial.ll | 109 +- llvm/test/CodeGen/X86/stack-folding-adx.mir | 8 +- llvm/test/CodeGen/X86/stack-folding-bmi2.mir | 4 +- llvm/test/CodeGen/X86/stack-folding-fp-avx1.ll | 15 + .../CodeGen/X86/win_coreclr_chkstk_liveins.mir | 2 +- llvm/test/DebugInfo/AArch64/asan-stack-vars.mir | 4 +- .../AArch64/compiler-gen-bbs-livedebugvalues.mir | 2 +- llvm/test/DebugInfo/ARM/cfi-eof-prologue.mir | 4 +- llvm/test/DebugInfo/MIR/AArch64/clobber-sp.mir | 2 +- .../MIR/AArch64/implicit-def-dead-scope.mir | 2 +- .../MIR/ARM/live-debug-values-reg-copy.mir | 2 +- .../DebugInfo/MIR/ARM/split-superreg-complex.mir | 2 +- .../DebugInfo/MIR/ARM/split-superreg-piece.mir | 2 +- llvm/test/DebugInfo/MIR/ARM/split-superreg.mir | 2 +- llvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir | 2 +- .../MIR/Mips/live-debug-values-reg-copy.mir | 2 +- llvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir | 2 +- .../MIR/X86/avoid-single-entry-value-location.mir | 2 +- llvm/test/DebugInfo/MIR/X86/bit-piece-dh.mir | 2 +- .../DebugInfo/MIR/X86/dbg-stack-value-range.mir | 2 +- llvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir | 2 +- llvm/test/DebugInfo/MIR/X86/debug-loc-0.mir | 2 +- llvm/test/DebugInfo/MIR/X86/empty-inline.mir | 2 +- llvm/test/DebugInfo/MIR/X86/kill-after-spill.mir | 2 +- .../DebugInfo/MIR/X86/live-debug-values-3preds.mir | 2 +- .../MIR/X86/live-debug-values-reg-copy.mir | 2 +- .../MIR/X86/live-debug-values-restore-collide.mir | 2 +- .../MIR/X86/live-debug-values-restore.mir | 8 +- .../DebugInfo/MIR/X86/live-debug-values-spill.mir | 2 +- llvm/test/DebugInfo/MIR/X86/live-debug-values.mir | 2 +- .../X86/live-debug-vars-unused-arg-debugonly.mir | 2 +- .../MIR/X86/live-debug-vars-unused-arg.mir | 2 +- .../DebugInfo/MIR/X86/livedebugvalues-limit.mir | 4 +- .../MIR/X86/livedebugvars-crossbb-interval.mir | 2 +- llvm/test/DebugInfo/MIR/X86/mlicm-hoist.mir | 2 +- .../MIR/X86/multiple-param-dbg-value-entry.mir | 2 +- llvm/test/DebugInfo/MIR/X86/no-cfi-loc.mir | 2 +- .../MIR/X86/prolog-epilog-indirection.mir | 2 +- llvm/test/DebugInfo/MIR/X86/regcoalescer.mir | 2 +- llvm/test/DebugInfo/X86/debug-loc-asan.mir | 2 +- llvm/test/DebugInfo/X86/debug-loc-offset.mir | 10 +- llvm/test/DebugInfo/X86/dw_op_minus.mir | 2 +- .../DebugInfo/X86/live-debug-values-constprop.mir | 8 +- llvm/test/DebugInfo/X86/live-debug-vars-dse.mir | 2 +- llvm/test/DebugInfo/X86/pr19307.mir | 2 +- llvm/test/LTO/Resolution/X86/Inputs/alias-1.ll | 2 +- .../LTO/Resolution/X86/Inputs/alias-alias-1.ll | 2 +- .../LTO/Resolution/X86/Inputs/appending-var-2.ll | 2 +- .../LTO/Resolution/X86/Inputs/comdat-mixed-lto.ll | 2 +- llvm/test/LTO/Resolution/X86/Inputs/comdat.ll | 2 +- llvm/test/LTO/Resolution/X86/Inputs/common2.ll | 2 +- llvm/test/LTO/Resolution/X86/Inputs/commons.ll | 2 +- .../LTO/Resolution/X86/Inputs/dead-strip-alias.ll | 2 +- .../Resolution/X86/Inputs/dead-strip-fulllto.ll | 2 +- llvm/test/LTO/Resolution/X86/Inputs/intrinsic.ll | 2 +- .../X86/Inputs/link-odr-availextern-ae.ll | 2 +- .../X86/Inputs/link-odr-availextern-odr.ll | 2 +- llvm/test/LTO/Resolution/X86/Inputs/mixed_lto.ll | 2 +- .../test/LTO/Resolution/X86/Inputs/mod-asm-used.ll | 2 +- .../LTO/Resolution/X86/Inputs/not-prevailing.ll | 2 +- llvm/test/LTO/Resolution/X86/alias-alias.ll | 2 +- llvm/test/LTO/Resolution/X86/alias.ll | 2 +- llvm/test/LTO/Resolution/X86/appending-var.ll | 2 +- llvm/test/LTO/Resolution/X86/asm-output.ll | 2 +- .../LTO/Resolution/X86/available-externally.ll | 2 +- llvm/test/LTO/Resolution/X86/cache-dso-local.ll | 2 +- llvm/test/LTO/Resolution/X86/cache-dso-local2.ll | 2 +- llvm/test/LTO/Resolution/X86/cache-prevailing.ll | 2 +- llvm/test/LTO/Resolution/X86/comdat-mixed-lto.ll | 2 +- llvm/test/LTO/Resolution/X86/comdat.ll | 2 +- llvm/test/LTO/Resolution/X86/common2.ll | 2 +- llvm/test/LTO/Resolution/X86/commons.ll | 2 +- llvm/test/LTO/Resolution/X86/dead-strip-alias.ll | 2 +- llvm/test/LTO/Resolution/X86/dead-strip-fulllto.ll | 2 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 2 +- .../Resolution/X86/diagnostic-handler-remarks.ll | 2 +- llvm/test/LTO/Resolution/X86/export-jumptable.ll | 2 +- .../X86/function-alias-non-prevailing.ll | 2 +- llvm/test/LTO/Resolution/X86/ifunc.ll | 2 +- llvm/test/LTO/Resolution/X86/intrinsic.ll | 2 +- .../LTO/Resolution/X86/link-odr-availextern.ll | 2 +- llvm/test/LTO/Resolution/X86/linker-redef-thin.ll | 2 +- llvm/test/LTO/Resolution/X86/linker-redef.ll | 2 +- llvm/test/LTO/Resolution/X86/linkonce.ll | 2 +- .../LTO/Resolution/X86/load-sample-prof-icp.ll | 2 +- .../LTO/Resolution/X86/load-sample-prof-lto.ll | 2 +- llvm/test/LTO/Resolution/X86/load-sample-prof.ll | 2 +- .../test/LTO/Resolution/X86/local-def-dllimport.ll | 2 +- llvm/test/LTO/Resolution/X86/lowertypetests.ll | 2 +- llvm/test/LTO/Resolution/X86/lto-unit-check.ll | 2 +- llvm/test/LTO/Resolution/X86/mixed_lto.ll | 2 +- llvm/test/LTO/Resolution/X86/mod-asm-used.ll | 2 +- llvm/test/LTO/Resolution/X86/multi-thinlto.ll | 2 +- .../LTO/Resolution/X86/not-prevailing-alias.ll | 2 +- .../LTO/Resolution/X86/not-prevailing-variables.ll | 2 +- llvm/test/LTO/Resolution/X86/not-prevailing.ll | 2 +- llvm/test/LTO/Resolution/X86/setting-dso-local.ll | 2 +- llvm/test/LTO/Resolution/X86/symtab-elf.ll | 2 +- llvm/test/LTO/Resolution/X86/type-checked-load.ll | 2 +- llvm/test/LTO/X86/Inputs/codemodel-3.ll | 2 +- llvm/test/LTO/X86/Inputs/dllimport.ll | 2 +- .../LTO/X86/Inputs/remangle_intrinsics_tbaa.ll | 2 +- llvm/test/LTO/X86/Inputs/strip-debug-info-bar.ll | 2 +- llvm/test/LTO/X86/Inputs/type-mapping-bug2.ll | 2 +- llvm/test/LTO/X86/codemodel-1.ll | 2 +- llvm/test/LTO/X86/codemodel-2.ll | 2 +- llvm/test/LTO/X86/codemodel-3.ll | 2 +- llvm/test/LTO/X86/current-section.ll | 2 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 2 +- llvm/test/LTO/X86/diagnostic-handler-remarks.ll | 2 +- llvm/test/LTO/X86/disable-verify.ll | 2 +- llvm/test/LTO/X86/dllimport.ll | 2 +- llvm/test/LTO/X86/internalize.ll | 2 +- .../LTO/X86/no-undefined-puts-when-implemented.ll | 2 +- llvm/test/LTO/X86/objc-detection.ll | 2 +- llvm/test/LTO/X86/pr38046.ll | 2 +- llvm/test/LTO/X86/private-symbol.ll | 2 +- llvm/test/LTO/X86/remangle_intrinsics_tbaa.ll | 2 +- llvm/test/LTO/X86/set-merged.ll | 2 +- llvm/test/LTO/X86/strip-debug-info-no-call-loc.ll | 2 +- llvm/test/LTO/X86/strip-debug-info.ll | 2 +- llvm/test/LTO/X86/symver-asm.ll | 2 +- llvm/test/LTO/X86/symver-asm2.ll | 2 +- llvm/test/LTO/X86/symver-asm3.ll | 2 +- llvm/test/LTO/X86/tailcallelim.ll | 2 +- llvm/test/LTO/X86/triple-init.ll | 2 +- llvm/test/LTO/X86/triple-init2.ll | 2 +- llvm/test/LTO/X86/type-mapping-bug2.ll | 2 +- llvm/test/MC/RISCV/align.s | 8 +- llvm/test/MC/RISCV/cnop.s | 2 +- llvm/test/MC/RISCV/compress-cjal.s | 2 +- llvm/test/MC/RISCV/compress-rv32d.s | 4 +- llvm/test/MC/RISCV/compress-rv32f.s | 2 +- llvm/test/MC/RISCV/compress-rv32i.s | 4 +- llvm/test/MC/RISCV/compress-rv64i.s | 2 +- llvm/test/MC/RISCV/csr-aliases.s | 4 +- llvm/test/MC/RISCV/fixups-compressed.s | 2 +- llvm/test/MC/RISCV/fixups.s | 2 +- llvm/test/MC/RISCV/numeric-reg-names-d.s | 165 + llvm/test/MC/RISCV/numeric-reg-names-f.s | 165 + llvm/test/MC/RISCV/numeric-reg-names.s | 167 + llvm/test/MC/RISCV/option-mix.s | 4 +- llvm/test/MC/RISCV/option-rvc.s | 4 +- llvm/test/MC/RISCV/priv-valid.s | 4 +- llvm/test/MC/RISCV/rv32-relaxation.s | 4 +- llvm/test/MC/RISCV/rv32a-valid.s | 4 +- llvm/test/MC/RISCV/rv32c-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32c-only-valid.s | 2 +- llvm/test/MC/RISCV/rv32c-valid.s | 4 +- llvm/test/MC/RISCV/rv32d-valid.s | 4 +- llvm/test/MC/RISCV/rv32dc-valid.s | 2 +- llvm/test/MC/RISCV/rv32e-invalid.s | 2 +- llvm/test/MC/RISCV/rv32e-valid.s | 2 +- llvm/test/MC/RISCV/rv32f-valid.s | 4 +- llvm/test/MC/RISCV/rv32fc-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32fc-valid.s | 2 +- llvm/test/MC/RISCV/rv32i-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32i-valid.s | 4 +- llvm/test/MC/RISCV/rv32m-valid.s | 4 +- llvm/test/MC/RISCV/rv64-relaxation.s | 4 +- llvm/test/MC/RISCV/rv64a-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64a-valid.s | 2 +- llvm/test/MC/RISCV/rv64c-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64c-hints-valid.s | 2 +- llvm/test/MC/RISCV/rv64c-valid.s | 2 +- llvm/test/MC/RISCV/rv64d-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64d-valid.s | 2 +- llvm/test/MC/RISCV/rv64dc-valid.s | 2 +- llvm/test/MC/RISCV/rv64f-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64f-valid.s | 2 +- llvm/test/MC/RISCV/rv64i-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64i-valid.s | 2 +- llvm/test/MC/RISCV/rv64m-valid.s | 2 +- llvm/test/MC/RISCV/rva-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvc-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvc-hints-valid.s | 4 +- llvm/test/MC/RISCV/rvd-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvdc-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvf-aliases-valid.s | 4 +- llvm/test/MC/RISCV/rvi-aliases-valid.s | 4 +- llvm/test/Object/Inputs/tapi-invalid-v1.tbd | 21 + llvm/test/Object/Inputs/tapi-invalid-v2.tbd | 29 + llvm/test/Object/Inputs/tapi-invalid-v3.tbd | 24 + llvm/test/Object/Inputs/tapi-v1.tbd | 21 + llvm/test/Object/Inputs/tapi-v2.tbd | 30 + llvm/test/Object/Inputs/tapi-v3.tbd | 24 + llvm/test/Object/nm-tapi-invalids.test | 20 + llvm/test/Object/nm-tapi.test | 56 + llvm/test/Reduce/Inputs/remove-metadata.py | 8 + llvm/test/Reduce/remove-funcs.ll | 7 +- llvm/test/Reduce/remove-global-vars.ll | 6 +- llvm/test/Reduce/remove-metadata.ll | 29 + llvm/test/TableGen/GlobalISelEmitterRegSequence.td | 62 + llvm/test/ThinLTO/X86/Inputs/alias_internal.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/cache-icall.ll | 2 +- .../test/ThinLTO/X86/Inputs/cache-import-lists1.ll | 2 +- .../test/ThinLTO/X86/Inputs/cache-import-lists2.ll | 2 +- .../X86/Inputs/cache-typeid-resolutions-import.ll | 2 +- .../X86/Inputs/cache-typeid-resolutions1.ll | 2 +- .../X86/Inputs/cache-typeid-resolutions2.ll | 2 +- .../X86/Inputs/cache-typeid-resolutions3.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/cache.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/callees-metadata.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/cfi-distributed.ll | 2 +- .../ThinLTO/X86/Inputs/cfi-icall-only-bazqux.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/crash_debuginfo.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/deadstrip.ll | 2 +- .../X86/Inputs/debuginfo-compositetype-import.ll | 2 +- .../test/ThinLTO/X86/Inputs/debuginfo-cu-import.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/devirt2.ll | 2 +- .../X86/Inputs/diagnostic-handler-remarks.ll | 2 +- .../X86/Inputs/dicompositetype-unique-alias.ll | 2 +- .../ThinLTO/X86/Inputs/dicompositetype-unique.ll | 2 +- .../ThinLTO/X86/Inputs/dicompositetype-unique2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/dot-dumper.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/dot-dumper2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/drop-debug-info.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/dsolocal_dllimport.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/emit_imports.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/emit_imports2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/empty.ll | 2 +- .../ThinLTO/X86/Inputs/empty_module_with_cache.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/export.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/funcimport-debug.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/funcimport-tbaa.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/funcimport.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/funcimport2.ll | 2 +- .../ThinLTO/X86/Inputs/function_entry_count.ll | 2 +- .../ThinLTO/X86/Inputs/globals-import-blockaddr.ll | 2 +- .../ThinLTO/X86/Inputs/globals-import-cf-baz.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/globals-import.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/import_opaque_type.ll | 2 +- .../ThinLTO/X86/Inputs/index-const-prop-alias.ll | 2 +- .../X86/Inputs/index-const-prop-cache-foo.ll | 2 +- .../X86/Inputs/index-const-prop-cache-test1.ll | 2 +- .../X86/Inputs/index-const-prop-cache-test2.ll | 2 +- .../ThinLTO/X86/Inputs/index-const-prop-comdat.ll | 2 +- .../X86/Inputs/index-const-prop-define-g.ll | 2 +- .../X86/Inputs/index-const-prop-full-lto.ll | 2 +- .../ThinLTO/X86/Inputs/index-const-prop-gvref.ll | 2 +- .../ThinLTO/X86/Inputs/index-const-prop-linkage.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/index-const-prop.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/lazyload_metadata.ll | 2 +- .../X86/Inputs/linkonce_aliasee_ref_import.ll | 2 +- .../X86/Inputs/linkonce_odr_unnamed_addr.ll | 2 +- .../X86/Inputs/linkonce_resolution_comdat.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/llvm.used.ll | 2 +- .../ThinLTO/X86/Inputs/local_name_conflict1.ll | 2 +- .../ThinLTO/X86/Inputs/local_name_conflict2.ll | 2 +- .../ThinLTO/X86/Inputs/local_name_conflict_var1.ll | 2 +- .../ThinLTO/X86/Inputs/local_name_conflict_var2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/merge-triple.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/module_asm.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/module_asm2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/noinline.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/personality-local.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/personality.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/pr35472.ll | 2 +- .../ThinLTO/X86/Inputs/reference_non_importable.ll | 2 +- .../ThinLTO/X86/Inputs/referenced_by_constant.ll | 2 +- .../ThinLTO/X86/Inputs/strong_non_prevailing.ll | 2 +- .../X86/Inputs/thinlto-internalize-used2.ll | 2 +- llvm/test/ThinLTO/X86/Inputs/weak_resolution.ll | 2 +- llvm/test/ThinLTO/X86/alias_internal.ll | 2 +- llvm/test/ThinLTO/X86/autoupgrade.ll | 2 +- llvm/test/ThinLTO/X86/builtin-nostrip.ll | 2 +- llvm/test/ThinLTO/X86/cache-config.ll | 2 +- llvm/test/ThinLTO/X86/cache-icall.ll | 2 +- llvm/test/ThinLTO/X86/cache-import-lists.ll | 2 +- llvm/test/ThinLTO/X86/cache-typeid-resolutions.ll | 2 +- llvm/test/ThinLTO/X86/cache.ll | 2 +- llvm/test/ThinLTO/X86/callees-metadata.ll | 2 +- llvm/test/ThinLTO/X86/cfi-devirt.ll | 2 +- llvm/test/ThinLTO/X86/cfi-distributed.ll | 2 +- llvm/test/ThinLTO/X86/cfi-icall-only-defuse.ll | 2 +- llvm/test/ThinLTO/X86/cfi-icall.ll | 2 +- llvm/test/ThinLTO/X86/cfi.ll | 2 +- llvm/test/ThinLTO/X86/crash_debuginfo.ll | 2 +- llvm/test/ThinLTO/X86/deadstrip.ll | 2 +- .../ThinLTO/X86/debuginfo-compositetype-import.ll | 2 +- llvm/test/ThinLTO/X86/debuginfo-cu-import.ll | 2 +- llvm/test/ThinLTO/X86/devirt-after-icp.ll | 2 +- llvm/test/ThinLTO/X86/devirt.ll | 2 +- llvm/test/ThinLTO/X86/devirt2.ll | 2 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 2 +- .../test/ThinLTO/X86/diagnostic-handler-remarks.ll | 2 +- .../ThinLTO/X86/dicompositetype-unique-alias.ll | 2 +- llvm/test/ThinLTO/X86/dicompositetype-unique.ll | 2 +- llvm/test/ThinLTO/X86/dicompositetype-unique2.ll | 2 +- llvm/test/ThinLTO/X86/distributed_import.ll | 2 +- llvm/test/ThinLTO/X86/dot-dumper-full-lto.ll | 2 +- llvm/test/ThinLTO/X86/dot-dumper.ll | 2 +- llvm/test/ThinLTO/X86/dot-dumper2.ll | 2 +- llvm/test/ThinLTO/X86/drop-debug-info.ll | 2 +- llvm/test/ThinLTO/X86/dsolocal_dllimport.ll | 2 +- llvm/test/ThinLTO/X86/emit_imports.ll | 2 +- llvm/test/ThinLTO/X86/empty-module.ll | 2 +- llvm/test/ThinLTO/X86/empty_module_with_cache.ll | 2 +- llvm/test/ThinLTO/X86/export.ll | 2 +- llvm/test/ThinLTO/X86/funcimport-debug.ll | 2 +- llvm/test/ThinLTO/X86/funcimport-tbaa.ll | 2 +- llvm/test/ThinLTO/X86/funcimport.ll | 2 +- llvm/test/ThinLTO/X86/funcimport2.ll | 2 +- llvm/test/ThinLTO/X86/function_entry_count.ll | 2 +- llvm/test/ThinLTO/X86/globals-import-blockaddr.ll | 2 +- llvm/test/ThinLTO/X86/globals-import-const-fold.ll | 2 +- llvm/test/ThinLTO/X86/globals-import.ll | 2 +- llvm/test/ThinLTO/X86/import_opaque_type.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-O0.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-alias.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-cache.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-comdat.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-dead.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-full-lto.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-gvref.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-ldst.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop-linkage.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop.ll | 2 +- llvm/test/ThinLTO/X86/index-const-prop2.ll | 2 +- llvm/test/ThinLTO/X86/internalize.ll | 2 +- llvm/test/ThinLTO/X86/lazyload_metadata.ll | 2 +- .../ThinLTO/X86/linkonce_aliasee_ref_import.ll | 2 +- llvm/test/ThinLTO/X86/linkonce_odr_unnamed_addr.ll | 2 +- .../test/ThinLTO/X86/linkonce_resolution_comdat.ll | 2 +- llvm/test/ThinLTO/X86/llvm.used.ll | 2 +- llvm/test/ThinLTO/X86/load-store-caching.ll | 2 +- llvm/test/ThinLTO/X86/local_name_conflict.ll | 2 +- llvm/test/ThinLTO/X86/local_name_conflict_var.ll | 2 +- llvm/test/ThinLTO/X86/merge-triple.ll | 2 +- llvm/test/ThinLTO/X86/module_asm2.ll | 2 +- llvm/test/ThinLTO/X86/module_asm_glob.ll | 2 +- .../ThinLTO/X86/module_summary_graph_traits.ll | 2 +- llvm/test/ThinLTO/X86/newpm-basic.ll | 2 +- .../ThinLTO/X86/nodevirt-nonpromoted-typeid.ll | 2 +- llvm/test/ThinLTO/X86/noinline.ll | 2 +- llvm/test/ThinLTO/X86/personality-local.ll | 2 +- llvm/test/ThinLTO/X86/personality.ll | 2 +- llvm/test/ThinLTO/X86/pr35472.ll | 2 +- llvm/test/ThinLTO/X86/reference_non_importable.ll | 2 +- llvm/test/ThinLTO/X86/referenced_by_constant.ll | 2 +- llvm/test/ThinLTO/X86/save_objects.ll | 2 +- llvm/test/ThinLTO/X86/strong_non_prevailing.ll | 2 +- llvm/test/ThinLTO/X86/thinlto-internalize-used.ll | 2 +- llvm/test/ThinLTO/X86/tli-nobuiltin.ll | 2 +- llvm/test/ThinLTO/X86/weak_externals.ll | 2 +- llvm/test/ThinLTO/X86/weak_resolution.ll | 2 +- llvm/test/ThinLTO/X86/writeonly.ll | 2 +- llvm/test/ThinLTO/X86/writeonly2.ll | 2 +- .../Transforms/FunctionAttrs/noalias_returned.ll | 76 + .../Transforms/FunctionImport/Inputs/comdat.ll | 2 +- .../FunctionImport/Inputs/funcimport_debug.ll | 2 +- .../FunctionImport/Inputs/funcimport_resolved1.ll | 2 +- .../FunctionImport/Inputs/funcimport_resolved2.ll | 2 +- .../FunctionImport/Inputs/funcimport_var2.ll | 2 +- .../FunctionImport/Inputs/hotness_based_import.ll | 2 +- .../FunctionImport/Inputs/import_stats.ll | 2 +- .../FunctionImport/Inputs/not-prevailing.ll | 2 +- llvm/test/Transforms/FunctionImport/comdat.ll | 2 +- .../Transforms/FunctionImport/funcimport_debug.ll | 2 +- .../FunctionImport/funcimport_resolved.ll | 2 +- .../Transforms/FunctionImport/funcimport_var.ll | 2 +- .../FunctionImport/hotness_based_import.ll | 2 +- .../test/Transforms/FunctionImport/import_stats.ll | 2 +- .../Transforms/FunctionImport/not-prevailing.ll | 2 +- llvm/test/Transforms/InstCombine/AMDGPU/tan.ll | 21 + .../test/Transforms/InstCombine/deref-alloc-fns.ll | 12 +- .../InstCombine/do-not-clone-dbg-declare.ll | 144 + llvm/test/Transforms/InstCombine/fma.ll | 81 + .../Transforms/InstCombine/icmp-div-constant.ll | 28 +- .../Transforms/InstCombine/malloc-free-delete.ll | 4 +- llvm/test/Transforms/InstCombine/objsize-64.ll | 2 +- .../result-of-usub-is-non-zero-and-no-overflow.ll | 206 +- ...-usub-by-nonzero-is-non-zero-and-no-overflow.ll | 94 + .../Transforms/LoopInterchange/interchangeable.ll | 58 +- .../Transforms/LoopInterchange/perserve-lcssa.ll | 33 +- .../Transforms/LoopInterchange/phi-ordering.ll | 10 +- .../LoopInterchange/pr43176-move-to-new-latch.ll | 140 + .../reductions-across-inner-and-outer-loop.ll | 2 + .../PGOProfile/Inputs/thinlto_cspgo_bar_gen.ll | 2 +- .../PGOProfile/Inputs/thinlto_cspgo_bar_use.ll | 2 +- .../Inputs/thinlto_indirect_call_promotion.ll | 2 +- .../PGOProfile/Inputs/thinlto_samplepgo_icp.ll | 2 +- .../PGOProfile/Inputs/thinlto_samplepgo_icp2a.ll | 2 +- .../PGOProfile/Inputs/thinlto_samplepgo_icp2b.ll | 2 +- .../PGOProfile/Inputs/thinlto_samplepgo_icp3.ll | 2 +- llvm/test/Transforms/PGOProfile/X86/macho.ll | 2 +- llvm/test/Transforms/PGOProfile/branch1.ll | 2 +- llvm/test/Transforms/PGOProfile/branch2.ll | 2 +- llvm/test/Transforms/PGOProfile/comdat_internal.ll | 2 +- llvm/test/Transforms/PGOProfile/criticaledge.ll | 2 +- .../Transforms/PGOProfile/cspgo_profile_summary.ll | 2 +- llvm/test/Transforms/PGOProfile/diag_FE_profile.ll | 2 +- llvm/test/Transforms/PGOProfile/diag_mismatch.ll | 2 +- .../Transforms/PGOProfile/diag_no_funcprofdata.ll | 2 +- llvm/test/Transforms/PGOProfile/diag_no_profile.ll | 2 +- .../Transforms/PGOProfile/diag_no_value_sites.ll | 2 +- .../Transforms/PGOProfile/do-not-instrument.ll | 2 +- llvm/test/Transforms/PGOProfile/func_entry.ll | 2 +- .../PGOProfile/icp_covariant_call_return.ll | 2 +- .../PGOProfile/icp_covariant_invoke_return.ll | 2 +- llvm/test/Transforms/PGOProfile/icp_invoke.ll | 2 +- .../test/Transforms/PGOProfile/icp_invoke_nouse.ll | 2 +- .../test/Transforms/PGOProfile/icp_mismatch_msg.ll | 2 +- llvm/test/Transforms/PGOProfile/icp_vararg.ll | 2 +- .../PGOProfile/indirect_call_annotation.ll | 2 +- .../Transforms/PGOProfile/indirect_call_profile.ll | 2 +- .../PGOProfile/indirect_call_promotion.ll | 2 +- .../PGOProfile/indirect_call_promotion_vla.ll | 2 +- llvm/test/Transforms/PGOProfile/indirectbr.ll | 2 +- llvm/test/Transforms/PGOProfile/landingpad.ll | 2 +- .../Transforms/PGOProfile/large_count_remarks.ll | 2 +- llvm/test/Transforms/PGOProfile/loop1.ll | 2 +- llvm/test/Transforms/PGOProfile/loop2.ll | 2 +- llvm/test/Transforms/PGOProfile/memcpy.ll | 2 +- .../Transforms/PGOProfile/memop_size_annotation.ll | 2 +- llvm/test/Transforms/PGOProfile/memop_size_opt.ll | 2 +- .../Transforms/PGOProfile/memop_size_opt_zero.ll | 2 +- .../Transforms/PGOProfile/multiple_hash_profile.ll | 2 +- llvm/test/Transforms/PGOProfile/noreturncall.ll | 2 +- llvm/test/Transforms/PGOProfile/preinline.ll | 2 +- llvm/test/Transforms/PGOProfile/remap.ll | 2 +- llvm/test/Transforms/PGOProfile/select1.ll | 2 +- llvm/test/Transforms/PGOProfile/select2.ll | 2 +- .../Transforms/PGOProfile/select_hash_conflict.ll | 2 +- llvm/test/Transforms/PGOProfile/single_bb.ll | 2 +- .../PGOProfile/statics_counter_naming.ll | 2 +- llvm/test/Transforms/PGOProfile/switch.ll | 2 +- .../Transforms/PGOProfile/thinlto_cspgo_gen.ll | 2 +- .../Transforms/PGOProfile/thinlto_cspgo_use.ll | 2 +- .../PGOProfile/thinlto_indirect_call_promotion.ll | 2 +- .../Transforms/PGOProfile/thinlto_samplepgo_icp.ll | 2 +- .../PGOProfile/thinlto_samplepgo_icp2.ll | 2 +- .../PGOProfile/thinlto_samplepgo_icp3.ll | 2 +- .../thinlto_samplepgo_icp_droppeddead.ll | 2 +- llvm/test/Transforms/PGOProfile/unreachable_bb.ll | 2 +- llvm/test/tools/llvm-lto2/X86/pipeline.ll | 2 +- llvm/test/tools/llvm-lto2/X86/stats-file-option.ll | 2 +- llvm/tools/llvm-nm/CMakeLists.txt | 1 + llvm/tools/llvm-nm/llvm-nm.cpp | 30 + llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 96 +- llvm/tools/llvm-reduce/CMakeLists.txt | 1 + llvm/tools/llvm-reduce/DeltaManager.h | 4 +- llvm/tools/llvm-reduce/deltas/Delta.cpp | 8 +- llvm/tools/llvm-reduce/deltas/Delta.h | 16 +- llvm/tools/llvm-reduce/deltas/ReduceFunctions.cpp | 6 +- llvm/tools/llvm-reduce/deltas/ReduceGlobalVars.cpp | 3 + llvm/tools/llvm-reduce/deltas/ReduceMetadata.cpp | 138 + llvm/tools/llvm-reduce/deltas/ReduceMetadata.h | 18 + llvm/tools/llvm-reduce/llvm-reduce.cpp | 2 - llvm/utils/TableGen/GlobalISelEmitter.cpp | 74 +- llvm/utils/gn/secondary/llvm/lib/Support/BUILD.gn | 1 + .../gn/secondary/llvm/tools/llvm-reduce/BUILD.gn | 1 + 1465 files changed, 65337 insertions(+), 6052 deletions(-) create mode 100644 clang/test/OpenMP/constexpr_partial_array.cpp create mode 100644 clang/test/Sema/div-sizeof-array.cpp create mode 100644 lldb/lit/Modules/ELF/Inputs/load-from-dynsym-alone.c create mode 100644 lldb/lit/Modules/ELF/Inputs/load-symtab-and-dynsym.c create mode 100644 lldb/lit/Modules/ELF/load-from-dynsym-alone.test create mode 100644 lldb/lit/Modules/ELF/load-symtab-and-dynsym.test create mode 100644 llvm/lib/Support/ABIBreak.cpp create mode 100644 llvm/test/Analysis/BranchProbabilityInfo/fcmp.ll create mode 100644 llvm/test/Analysis/MemorySSA/debugvalue2.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pk.i16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pk.u16.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pkno [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pkno [...] create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.sffbh.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fabs.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local-128.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant-32bit.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-sextload.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-zextload.mir create mode 100644 llvm/test/CodeGen/ARM/ParallelDSP/complex_dot_prod.ll create mode 100644 llvm/test/CodeGen/Mips/msa/nori.b.ll create mode 100644 llvm/test/MC/RISCV/numeric-reg-names-d.s create mode 100644 llvm/test/MC/RISCV/numeric-reg-names-f.s create mode 100644 llvm/test/MC/RISCV/numeric-reg-names.s create mode 100644 llvm/test/Object/Inputs/tapi-invalid-v1.tbd create mode 100644 llvm/test/Object/Inputs/tapi-invalid-v2.tbd create mode 100644 llvm/test/Object/Inputs/tapi-invalid-v3.tbd create mode 100644 llvm/test/Object/Inputs/tapi-v1.tbd create mode 100644 llvm/test/Object/Inputs/tapi-v2.tbd create mode 100644 llvm/test/Object/Inputs/tapi-v3.tbd create mode 100644 llvm/test/Object/nm-tapi-invalids.test create mode 100644 llvm/test/Object/nm-tapi.test create mode 100755 llvm/test/Reduce/Inputs/remove-metadata.py create mode 100644 llvm/test/Reduce/remove-metadata.ll create mode 100644 llvm/test/TableGen/GlobalISelEmitterRegSequence.td create mode 100644 llvm/test/Transforms/InstCombine/AMDGPU/tan.ll create mode 100644 llvm/test/Transforms/InstCombine/do-not-clone-dbg-declare.ll create mode 100644 llvm/test/Transforms/InstSimplify/result-of-usub-by-nonzero-is- [...] create mode 100644 llvm/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.ll create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceMetadata.cpp create mode 100644 llvm/tools/llvm-reduce/deltas/ReduceMetadata.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allnoconfig updated (b7d8d7324 -> 3b35eae12)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allnoconfig in repository toolchain/ci/base-artifacts. discards b7d8d7324 0: update: llvm-linux: boot new 3b35eae12 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b7d8d7324) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-build_llvm/console.log | 12171 ++++++++++++++++++------------------ 03-build_linux/console.log | 674 +- console.log | 13011 +++++++++++++++++++-------------------- jenkins/manifest.sh | 10 +- 5 files changed, 12999 insertions(+), 13033 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 10 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits September 2019