Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig updated (ccd75ed8 -> 32a173c0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards ccd75ed8 2: update: binutils-gcc-linux: 19582 new 32a173c0 2: update: binutils-gcc-linux: 19584 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ccd75ed8) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 166 +- 02-prepare_abe/console.log | 362 +- 03-build_abe-binutils/console.log | 10882 ++++++------- 04-build_abe-stage1/console.log | 17192 +++++++++++---------- 05-build_linux/console.log | 769 +- 07-check_regression/console.log | 8 +- 08-update_baseline/console.log | 122 +- console.log | 29501 ++++++++++++++++++------------------ jenkins/manifest.sh | 16 +- results | 2 +- 10 files changed, 29415 insertions(+), 29605 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[llvm] branch master updated (d73371c16ba -> 2f160b4cde3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from d73371c16ba AMDGPU/GlobalISel: Select G_TRUNC new 2f160b4cde3 Remove flag for no longer supported MSVC version The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: cmake/modules/HandleLLVMOptions.cmake | 4 ---- 1 file changed, 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO updated (bdea88325f7 -> 906d494b6e7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/llvm-project. from bdea88325f7 Fix MSVC "result of 32-bit shift implicitly converted to 64 [...] adds 045b0f60b61 [NFC] Added more tests for D63652 adds c90de6375e7 [asan] Avoid two compiler-synthesized calls to memset & memcpy adds 999f676d755 [OpenCL][PR41963] Add generic addr space to old atomics in [...] adds 96e77ce626a [X86] isBinOp - move commutative ops to isCommutativeBinOp. NFCI. adds dbcdad51ff8 [InstCombine] (1 << (C - x)) -> ((1 << C) >> x) if C is bit [...] adds bdf7f81b89d [AMDGPU] hazard recognizer for fp atomic to s_denorm_mode adds 8f25a021dd1 [AArch64][GlobalISel] Make s8 and s16 G_CONSTANTs legal. adds 0da13ed1f67 [DAGCombine] narrowExtractedVectorBinOp - pull out repeated [...] adds 08b2bd0f30f [asan] Quote the path to the Python exe in case it has spaces adds 4c9def4a51a Ensure that top-level QualType objects also have a "kind" f [...] adds 6af1be96641 [X86] Use vmovq for v4i64/v4f64/v8i64/v8f64 vzmovl. adds 0f21507b447 [OPENMP]Fix PR42068: Vla type is not captured. adds 5a701712c03 Fix ARM buildbot. adds f4836172568 [InstCombine] add tests for ctpop folds; NFC adds 2441a4074c1 [NFC] Update shl-sub tests adds 5698921be2d [SLP] Look-ahead operand reordering heuristic. adds fe4625fb248 [GlobalISel][IRTranslator] Change switch table translation [...] adds 6e71b34fe69 [AArch64][GlobalISel] Implement selection support for the n [...] adds b250a62a51b Quote path to Python executable in case it has spaces adds 459f733ef00 [clang-scan-deps] print the dependencies to stdout and remo [...] adds e4956d2ec62 Revert [test][Driver] Fix Clang :: Driver/cl-response-file.c adds 5dba4ed2082 [X86][AVX] Combine INSERT_SUBVECTOR(SRC0, EXTRACT_SUBVECTOR [...] adds ce6c06dfdd8 [X86] Add a debug print of the node in the default case for [...] adds 91ea99295ce [X86] Add avx512bw command lines to avx512-select.ll adds 4569cdbcf55 [X86] Don't mark v64i8/v32i16 ISD::SELECT as custom unless [...] adds 410b650e674 Implement P0340R3: Make 'underlying_type' SFINAE-friendly. [...] adds 4649a051bf0 [X86] Add DAG combine to turn (vzmovl (insert_subvector und [...] adds 7f9c9f22642 [Target] Decouple ObjCLanguageRuntime from LanguageRuntime adds 22e3dc60a00 AMDGPU: Fix not using s33 for scratch wave offset in kernels adds 405c2b16225 Devirtualize destructor of final class. adds f5a5785632d [X86] Add test cases for incorrect shrinking of volatile ve [...] adds 5050a8da189 Fix __has_cpp_attribute expansion to produce trailing L and [...] adds 979ae80af7e PR42301: Abort cleanly if we encounter a huge source file r [...] adds 67d1f8ae6d9 clang-format a block; NFC adds 19c4d660f45 [ASan] Use dynamic shadow on 32-bit iOS and simulators adds eeb3f99d23c [clang-tidy] misc-unused-parameters: don't comment out para [...] adds 6442317219f [llvm-lipo] Implement -thin adds fa52674ac08 Fix has_attribute.cpp test on Windows after r364102 adds 36176249d13 Ensure Target Features always_inline error happens in C++ cases. adds a9bfda08ca9 Remove binary finally accidentially committed in r364109 adds 592a193285c Revert [SLP] Look-ahead operand reordering heuristic. adds 1c6fc7d70d4 [lit] Make lit-lldb-init configurable by CMake adds 892f022ec2b [lit] Deduplicate logic in toolchain.py adds 51a741c87fa Add new style meta-programming primatives. adds 7ecb5145bae [COFF, ARM64] Fix encoding of debugtrap for Windows adds 21f0f717067 gn build: Merge r364046. adds 4608868d2f4 AArch64: Prefer FP-relative debug locations in HWASANified [...] adds 0eb966c8248 [llvm-objdump] Move --start-address >= --stop-address check [...] adds 82df97ca8e6 [ODRHash] Skip some typedef types. adds c900c46d77f [NFC] Marking test added in r363975 as unsupported on Windows. adds 4a2a1524906 [llvm-objdump] Allow --disassemble-functions to take demang [...] adds 3df71e05370 Fix UNSUPPORTED attribute from windows to system-windows. adds fc84925208e AMDGPU: Fix target builtins for gfx10 adds 43e14390b02 Make GlobalISel depend on SelectionDAG after D63169 adds 01d649c2495 [CMake] Delete redundant DEPENDS/LINK_LIBS from LineEditor/XRay adds 8cd780b432d AArch64: Add support for reading pc using llvm.read_register. adds ed78daf810a [X86] Don't use _MM_FROUND_CUR_DIRECTION in the intrinsics tests. adds b89d7e52dbc [LFTR] Add tests for PR41998; NFC adds e96fda726e8 [NewGVN] Remove dead SwitchEdges variable; NFC adds 8c8e40f763f [NewGVN] Fix copy/paste mistake in cast adds ae02f6b594e PDB docs: Delete trailing whitespace, wrap to 80 cols adds d801cb1f548 [PowerPC][NFC] Move comment to the relevant function adds 6f3222ed94f [NFC] Fix indentation in PPCAsmPrinter.cpp adds a5b83bc9e3b [CommandLine] Remove OptionCategory and SubCommand caches f [...] adds 8deb84c8ef8 Exploit a zero LoopExit count to eliminate loop exits adds a962c1bc0fd [X86][SSE] Fold extract_subvector(vselect(x,y,z),0) -> vsel [...] adds ebae85bc4a3 builtins: relax __iso_volatile_{load,store}32 adds d050479be51 Natural MSVC visualization of constructors adds 780c374b205 Remove reliance on toCharUnitsFromBits rounding down. adds 1fa07ebd929 Fix TBAA representation for zero-sized fields and unnamed b [...] adds 64b0924531c Revert [CommandLine] Remove OptionCategory and SubCommand c [...] adds bc85dbe2ba7 Disable -Wignored-attributes for now adds 5f4ae7c4571 [Support] Fix build under Emscripten adds 2a31c9ba677 Fix placement of -Wno-ignored-attributes adds 08c699a1105 MSVC visualizers for type aliases adds cf92a1f6eb1 Add noexcept throughout <atomic> adds 6281ccea02d Revert "builtins: relax __iso_volatile_{load,store}32" adds de2b633a4a0 Add super fast _IsSame trait for internal use. adds 8d7924560ea Disable test by default adds cadd826d0af [X86][SelectionDAG] Cleanup and simplify masked_load/masked [...] adds 6ddc7912b0e [SelectionDAG] Remove the code that attempts to calculate t [...] adds 6620e3b2f69 SlotIndexes: simplify IdxMBBPair operators adds 13a5ae58fcf [InstCombine] squash is-power-of-2 that uses ctpop adds f955d5f623d SlotIndexes: delete unused functions adds d22a2a9a726 [IndVars] Remove dead instructions after folding trivial loop exit adds 3f8264b0628 [Tests] Autogen and improve test readability adds 9bc3141dc2d Fix test for 32-bit targets. adds c8d94e78899 [X86] Fix isel pattern that was looking for a bitcasted loa [...] adds e2291f5af92 Fix typo in comment; NFC adds 3359a17b3ae Apply new meta-programming traits throughout the library. adds fb2bd4a9398 Use C++11 implementation of unique_ptr in C++03. adds c6094f0495b [GN] Generation failure caused by trailing space in file name adds e8da65c698e [X86] Turn v16i16->v16i8 truncate+store into a any_extend+t [...] adds 2fb6b0f2baf [ELF][PPC][X86] Use [-2**(n-1), 2**n) to check overflows fo [...] adds 9771f500f29 PR42362: Fix auto deduction of template parameter packs fro [...] adds 8c1b73591fa [llvm-readobj/llvm-readelf] - Eliminate the elf-groups.x86_ [...] adds a94c18fc200 Follow up of rL363913. NFC. adds bb6d0b8e7b0 [Support] Fix error handling in DataExtractor::get[US]LEB128 adds a5bb7b6c20e [libcxx] [test] Read files as bytestrings to fix py3 encodi [...] adds 3519d5535a4 [docs][llvm-nm] Improve symbol code documentation adds fe8017621ea [ARM] Add MVE interleaving load/store family. adds 853dfab799f [OpenCL] Remove more duplicates from opencl-c.h adds b502a44110f [OpenCL] Restore ATOMIC_VAR_INIT adds 078d711908a [sancov] Avoid unnecessary unique_ptr adds 2c5ff946277 [docs][llvm-nm] Add missing options to documentation adds 512b1187794 [Scalarizer] Add scalarizer support for smul.fix.sat adds 485a421876d [ConstantFolding] Use hasVectorInstrinsicScalarOpd. NFC adds 69144a925e7 [DAGCombine] visitMUL - allow shift by zero in MulByConstant. adds ca89eb5f9c9 [clangd] Improve SelectionTree string representation adds b617b0808de [InstCombine] SliceUpIllegalIntegerPHI - bail on out of ran [...] adds 942404d01b7 AMDGPU: Cleanup checking when spills need emergency slots adds 15e678e8438 [CUDA][HIP] Don't set comdat attribute for CUDA device stub [...] adds f27f794d473 [InstCombine] add tests for funnel-shift to bswap; NFC adds 60957cb74c8 AMDGPU: Fold frame index into MUBUF adds 5dbd9228c44 AMDGPU/GlobalISel: Fix RegBankSelect for s1 sext/zext/anyext adds 89efefb170e [InstCombine] reduce funnel-shift i16 X, X, 8 to bswap X adds 2bc35b79380 Hexagon: Rename Register class adds db26bcda8cb [OPENMP]Relax the test checks to pacify 32bit buildbots, NFC. adds 3260ef16bbd [AMDGPU] Remove unused variable AllSGPRSpilledToVGPRs. NFC adds e3a676e9adb CodeGen: Introduce a class for registers adds 906d494b6e7 [analyzer] Fix JSON dumps for ExplodedNodes No new revisions were added by this update. Summary of changes: .../clang-tidy/misc/UnusedParametersCheck.cpp | 13 +- clang-tools-extra/clangd/Selection.cpp | 13 +- .../test/clang-tidy/empty-database.cpp | 2 + .../test/clang-tidy/misc-unused-parameters.c | 2 +- clang-tools-extra/test/lit.cfg.py | 16 +- clang/include/clang/Basic/DiagnosticCommonKinds.td | 2 + clang/include/clang/Frontend/Utils.h | 3 + clang/lib/AST/JSONNodeDumper.cpp | 1 + clang/lib/AST/ODRHash.cpp | 45 ++ clang/lib/Basic/SourceManager.cpp | 25 + clang/lib/Basic/Targets/AMDGPU.cpp | 2 + clang/lib/CodeGen/CGCall.cpp | 10 + clang/lib/CodeGen/CGExpr.cpp | 11 - clang/lib/CodeGen/CGExprCXX.cpp | 30 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 +- clang/lib/CodeGen/CodeGenFunction.cpp | 11 +- clang/lib/CodeGen/CodeGenFunction.h | 1 + clang/lib/CodeGen/CodeGenModule.cpp | 5 + clang/lib/CodeGen/CodeGenTBAA.cpp | 4 + clang/lib/Frontend/DependencyFile.cpp | 4 + clang/lib/Headers/opencl-c-base.h | 7 +- clang/lib/Headers/opencl-c.h | 74 ++- clang/lib/Lex/PPMacroExpansion.cpp | 12 +- clang/lib/Sema/SemaExpr.cpp | 40 +- clang/lib/Sema/SemaTemplate.cpp | 5 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 8 +- clang/test/AST/ast-dump-types-json.cpp | 72 +++ clang/test/Analysis/dump_egraph.c | 12 +- clang/test/ClangScanDeps/Inputs/regular_cdb.json | 6 +- clang/test/ClangScanDeps/regular_cdb.cpp | 31 +- clang/test/CodeGen/avx512dq-builtins.c | 24 +- clang/test/CodeGen/avx512er-builtins.c | 60 +- clang/test/CodeGen/avx512f-builtins.c | 688 ++++++++++----------- clang/test/CodeGen/avx512vl-builtins.c | 8 +- clang/test/CodeGen/tbaa-struct.cpp | 8 +- clang/test/CodeGen/tbaa.cpp | 8 +- clang/test/CodeGenCXX/devirtualize-dtor-final.cpp | 23 + clang/test/CodeGenCXX/no-unique-address.cpp | 16 + clang/test/CodeGenCXX/tail-padding.cpp | 16 +- clang/test/CodeGenCXX/target-features-error.cpp | 17 + clang/test/CodeGenOpenCL/amdgpu-features.cl | 6 +- clang/test/CodeGenOpenCL/builtins-amdgcn-ci.cl | 1 + .../builtins-amdgcn-dl-insts-err-clamp.cl | 1 + .../CodeGenOpenCL/builtins-amdgcn-dl-insts-err.cl | 1 + .../test/CodeGenOpenCL/builtins-amdgcn-dl-insts.cl | 2 + clang/test/CodeGenOpenCL/builtins-amdgcn-gfx9.cl | 1 + clang/test/CodeGenOpenCL/builtins-amdgcn-vi.cl | 3 + clang/test/Driver/cl-response-file.c | 2 +- clang/test/Headers/opencl-c-header.cl | 12 + clang/test/Modules/odr_hash.cpp | 63 +- clang/test/OpenMP/parallel_codegen.cpp | 22 +- clang/test/Preprocessor/has_attribute.cpp | 152 ++--- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 15 + clang/tools/clang-scan-deps/ClangScanDeps.cpp | 65 +- clang/utils/ClangVisualizers/clang.natvis | 58 +- compiler-rt/lib/asan/asan_globals.cc | 7 +- compiler-rt/lib/asan/asan_mapping.h | 16 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cc | 38 +- .../sanitizer_common/sanitizer_symbolizer_win.cc | 3 + compiler-rt/test/asan/lit.cfg | 12 +- libcxx/CMakeLists.txt | 4 +- libcxx/include/__tuple | 2 +- libcxx/include/atomic | 56 +- libcxx/include/cmath | 2 +- libcxx/include/functional | 6 +- libcxx/include/math.h | 74 +-- libcxx/include/memory | 208 ++----- libcxx/include/optional | 101 +-- libcxx/include/tuple | 52 +- libcxx/include/type_traits | 295 ++++----- .../libcxx/type_traits/lazy_metafunctions.pass.cpp | 58 +- .../test/libcxx/utilities/meta/meta_base.pass.cpp | 91 +++ .../meta/stress_tests/stress_test_is_same.sh.cpp | 57 ++ .../stress_tests/stress_test_metafunctions.sh.cpp | 67 ++ .../meta.trans.other/underlying_type.fail.cpp | 38 ++ .../meta.trans.other/underlying_type.pass.cpp | 88 ++- .../unique.ptr.ctor/pointer_deleter.fail.cpp | 4 - libcxx/utils/libcxx/test/format.py | 14 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/Arch/PPC64.cpp | 12 +- lld/ELF/Arch/X86_64.cpp | 4 +- lld/ELF/Target.h | 2 +- lld/test/ELF/Inputs/i386-reloc-16-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-16.s | 3 - lld/test/ELF/Inputs/i386-reloc-8-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-8.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8.s | 3 - lld/test/ELF/aarch64-abs16.s | 8 +- lld/test/ELF/aarch64-abs32.s | 8 +- lld/test/ELF/aarch64-prel16.s | 4 +- lld/test/ELF/aarch64-prel32.s | 4 +- lld/test/ELF/i386-reloc-16.s | 27 +- lld/test/ELF/i386-reloc-8.s | 27 +- lld/test/ELF/ppc32-reloc-addr.s | 10 +- lld/test/ELF/ppc64-addr16-error.s | 13 - lld/test/ELF/ppc64-reloc-addr.s | 25 + lld/test/ELF/x86-64-reloc-16.s | 14 - lld/test/ELF/x86-64-reloc-8-16.s | 25 + lld/test/ELF/x86-64-reloc-8.s | 14 - lldb/include/lldb/Breakpoint/Breakpoint.h | 25 +- .../lldb/Breakpoint/BreakpointPrecondition.h | 30 + lldb/include/lldb/Core/PluginManager.h | 12 +- lldb/include/lldb/Target/LanguageRuntime.h | 5 +- lldb/include/lldb/Target/ObjCLanguageRuntime.h | 7 +- lldb/include/lldb/lldb-forward.h | 2 + lldb/include/lldb/lldb-private-interfaces.h | 3 + lldb/lit/CMakeLists.txt | 4 + lldb/lit/helper/toolchain.py | 10 +- lldb/lit/{lit-lldb-init => lit-lldb-init.in} | 0 lldb/source/Breakpoint/Breakpoint.cpp | 16 +- lldb/source/Breakpoint/BreakpointPrecondition.cpp | 26 + lldb/source/Breakpoint/CMakeLists.txt | 1 + lldb/source/Core/PluginManager.cpp | 14 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV1.cpp | 3 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 3 +- lldb/source/Target/LanguageRuntime.cpp | 37 +- lldb/source/Target/ObjCLanguageRuntime.cpp | 12 + lldb/source/Target/Target.cpp | 4 +- llvm/docs/CommandGuide/llvm-nm.rst | 197 ++++-- llvm/docs/PDB/HashTable.rst | 10 +- llvm/docs/PDB/ModiStream.rst | 12 +- llvm/docs/PDB/MsfFile.rst | 24 +- llvm/docs/PDB/TpiStream.rst | 94 +-- llvm/docs/PDB/index.rst | 18 +- llvm/include/llvm/Analysis/VectorUtils.h | 9 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 14 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 82 ++- .../GlobalISel/LegalizationArtifactCombiner.h | 51 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 22 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 22 +- llvm/include/llvm/CodeGen/MachineOperand.h | 5 +- llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 6 +- llvm/include/llvm/CodeGen/Register.h | 60 ++ llvm/include/llvm/CodeGen/SlotIndexes.h | 75 +-- .../include/llvm/CodeGen/SwiftErrorValueTracking.h | 9 +- llvm/include/llvm/CodeGen/SwitchLoweringUtils.h | 30 +- llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- llvm/include/llvm/CodeGen/VirtRegMap.h | 4 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 4 +- llvm/lib/Analysis/ConstantFolding.cpp | 29 +- llvm/lib/Analysis/VectorUtils.cpp | 10 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 6 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 550 +++++++++++++--- llvm/lib/CodeGen/GlobalISel/LLVMBuild.txt | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 122 ++-- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 26 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MachineOperand.cpp | 2 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 6 +- llvm/lib/CodeGen/RegAllocGreedy.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 31 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 16 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- llvm/lib/CodeGen/SlotIndexes.cpp | 17 +- llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 6 +- llvm/lib/CodeGen/SwitchLoweringUtils.cpp | 1 + llvm/lib/CodeGen/TargetInstrInfo.cpp | 6 +- llvm/lib/LineEditor/CMakeLists.txt | 1 - llvm/lib/Support/DataExtractor.cpp | 28 +- llvm/lib/Support/Unix/Path.inc | 3 + llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 10 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 8 +- llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 6 +- llvm/lib/Target/AArch64/AArch64FastISel.cpp | 8 + llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 19 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 4 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 8 + llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.td | 2 + .../Target/AArch64/AArch64InstructionSelector.cpp | 63 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 11 +- .../AArch64/AArch64RedundantCopyElimination.cpp | 4 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 8 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 6 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 114 +++- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/BUFInstructions.td | 23 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 18 +- llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 41 ++ llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h | 1 + llvm/lib/Target/AMDGPU/MIMGInstructions.td | 2 + llvm/lib/Target/AMDGPU/R600Packetizer.cpp | 4 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/SIDefines.h | 5 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 54 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 19 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 18 +- llvm/lib/Target/AMDGPU/SIInstrFormats.td | 5 + llvm/lib/Target/AMDGPU/SIInstrInfo.h | 13 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 37 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 2 +- llvm/lib/Target/ARC/ARCOptAddrMode.cpp | 2 +- llvm/lib/Target/ARC/ARCRegisterInfo.cpp | 4 +- llvm/lib/Target/ARC/ARCRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 4 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 24 +- llvm/lib/Target/ARM/ARMCallLowering.h | 6 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 134 ++++ llvm/lib/Target/ARM/ARMInstrThumb2.td | 4 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 9 - llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 105 +++- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 36 ++ .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 14 + llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 3 + llvm/lib/Target/BPF/BPFRegisterInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFRegisterInfo.h | 2 +- llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenMux.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp | 66 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.h | 2 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp | 4 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.h | 4 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp | 2 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 66 +- llvm/lib/Target/Mips/MipsCallLowering.h | 18 +- llvm/lib/Target/Mips/MipsRegisterInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsRegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 16 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.h | 2 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 108 ++-- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 104 ++-- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 4 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.h | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.cpp | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.h | 2 +- llvm/lib/Target/SystemZ/SystemZElimCompare.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 54 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 8 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.h | 2 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.cpp | 4 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.h | 2 +- llvm/lib/Target/X86/X86CallLowering.cpp | 16 +- llvm/lib/Target/X86/X86CallLowering.h | 6 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 85 ++- llvm/lib/Target/X86/X86InstrAVX512.td | 131 ++-- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 62 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 6 +- llvm/lib/Target/X86/X86InstrSSE.td | 62 +- llvm/lib/Target/X86/X86RegisterInfo.cpp | 2 +- llvm/lib/Target/X86/X86RegisterInfo.h | 2 +- llvm/lib/Target/XCore/XCoreRegisterInfo.cpp | 4 +- llvm/lib/Target/XCore/XCoreRegisterInfo.h | 2 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 23 + .../Transforms/InstCombine/InstCombineCalls.cpp | 7 + llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 5 + .../Transforms/InstCombine/InstCombineShifts.cpp | 8 + .../Instrumentation/AddressSanitizer.cpp | 12 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 20 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 6 +- llvm/lib/XRay/CMakeLists.txt | 8 - .../GlobalISel/arm64-irtranslator-switch.ll | 273 ++++++++ .../AArch64/GlobalISel/arm64-irtranslator.ll | 123 ---- .../CodeGen/AArch64/GlobalISel/legalize-add.mir | 8 +- .../AArch64/GlobalISel/legalize-atomicrmw.mir | 30 +- .../AArch64/GlobalISel/legalize-cmpxchg.mir | 40 +- .../AArch64/GlobalISel/legalize-constant.mir | 19 +- .../AArch64/GlobalISel/legalize-load-store.mir | 5 +- .../AArch64/GlobalISel/legalize-merge-values.mir | 22 +- .../CodeGen/AArch64/GlobalISel/legalize-phi.mir | 54 +- .../AArch64/GlobalISel/legalize-unmerge-values.mir | 18 - .../legalizer-combiner-zext-trunc-crash.mir | 49 +- .../AArch64/GlobalISel/legalizer-combiner.mir | 21 + .../GlobalISel/legalizer-info-validation.mir | 2 +- .../CodeGen/AArch64/GlobalISel/select-constant.mir | 32 + .../AArch64/GlobalISel/select-jump-table-brjt.mir | 125 ++++ llvm/test/CodeGen/AArch64/hwasan-prefer-fp.ll | 41 ++ llvm/test/CodeGen/AArch64/read-pc.ll | 11 + llvm/test/CodeGen/AArch64/windows-trap1.ll | 13 + .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 216 ++++++- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 245 +++++++- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 245 +++++++- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 41 ++ .../CodeGen/AMDGPU/call-preserved-registers.ll | 9 +- llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 134 ++++ .../CodeGen/AMDGPU/fp-atomic-to-s_denormmode.mir | 447 +++++++++++++ .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 13 +- llvm/test/CodeGen/AMDGPU/ipra.ll | 2 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll | 26 + .../CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 3 +- llvm/test/CodeGen/AMDGPU/stack-realign.ll | 9 +- .../CodeGen/X86/GlobalISel/legalize-constant.mir | 10 +- llvm/test/CodeGen/X86/avx-load-store.ll | 1 + llvm/test/CodeGen/X86/avx512-select.ll | 385 +++++++++--- llvm/test/CodeGen/X86/combine-mul.ll | 24 + llvm/test/CodeGen/X86/horizontal-reduce-smax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-smin.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umax.ll | 4 +- llvm/test/CodeGen/X86/horizontal-reduce-umin.ll | 4 +- .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 6 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 6 +- llvm/test/CodeGen/X86/var-permute-128.ll | 22 +- llvm/test/CodeGen/X86/var-permute-256.ll | 55 +- llvm/test/CodeGen/X86/vec_extract-avx.ll | 16 +- llvm/test/CodeGen/X86/vector-extend-inreg.ll | 16 +- llvm/test/CodeGen/X86/vector-reduce-smax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin-widen.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 6 +- llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll | 66 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 67 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 28 +- .../CodeGen/X86/vector-shuffle-combining-avx2.ll | 3 +- llvm/test/CodeGen/X86/vector-trunc-widen.ll | 4 +- llvm/test/CodeGen/X86/vector-trunc.ll | 4 +- llvm/test/CodeGen/X86/vector-zmov.ll | 34 + .../AddressSanitizer/dynamic-shadow-darwin.ll | 28 + llvm/test/MC/ARM/mve-interleave.s | 270 ++++++++ llvm/test/MC/Disassembler/ARM/mve-interleave.txt | 267 ++++++++ .../IndVarSimplify/eliminate-comparison.ll | 11 +- .../Transforms/IndVarSimplify/eliminate-trunc.ll | 12 +- .../Transforms/IndVarSimplify/floating-point-iv.ll | 141 +++-- .../test/Transforms/IndVarSimplify/lftr-pr41998.ll | 73 +++ llvm/test/Transforms/InstCombine/fsh.ll | 47 +- llvm/test/Transforms/InstCombine/ispow2.ll | 123 ++++ llvm/test/Transforms/InstCombine/phi-shifts.ll | 26 + llvm/test/Transforms/InstCombine/shl-sub.ll | 46 +- llvm/test/Transforms/Scalarizer/intrinsics.ll | 17 +- llvm/test/tools/llvm-lipo/Inputs/i386-slice.yaml | 88 +++ .../llvm-lipo/Inputs/i386-x86_64-universal.yaml | 192 ++++++ llvm/test/tools/llvm-lipo/help-error-messages.test | 5 +- .../thin-executable-universal-binary.test | 50 ++ llvm/test/tools/llvm-lipo/thin-macho-binary.test | 21 + .../tools/llvm-lipo/thin-universal-binary.test | 49 ++ .../X86/disassemble-functions-mangled-name.test | 27 - .../X86/disassemble-functions-mangling.test | 61 ++ .../tools/llvm-objdump/X86/start-stop-address.test | 4 +- .../tools/llvm-readobj/Inputs/elf-groups.x86_64 | Bin 4384 -> 0 bytes llvm/test/tools/llvm-readobj/elf-groups.test | 134 ++-- llvm/test/tools/llvm-readobj/print-section.test | 8 - llvm/tools/llvm-lipo/LipoOpts.td | 9 + llvm/tools/llvm-lipo/llvm-lipo.cpp | 80 ++- llvm/tools/llvm-objdump/llvm-objdump.cpp | 25 +- llvm/tools/sancov/sancov.cpp | 22 +- llvm/unittests/CodeGen/GlobalISel/GISelMITest.h | 4 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 18 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 10 +- llvm/unittests/Support/DataExtractorTest.cpp | 10 + llvm/unittests/Support/TargetParserTest.cpp | 12 +- .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 2 +- .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 1 + 368 files changed, 8662 insertions(+), 3359 deletions(-) create mode 100644 clang/test/CodeGenCXX/devirtualize-dtor-final.cpp create mode 100644 clang/test/CodeGenCXX/target-features-error.cpp create mode 100644 libcxx/test/libcxx/utilities/meta/meta_base.pass.cpp create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_is_s [...] create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_meta [...] create mode 100644 libcxx/test/std/utilities/meta/meta.trans/meta.trans.other/unde [...] delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8.s delete mode 100644 lld/test/ELF/ppc64-addr16-error.s create mode 100644 lld/test/ELF/ppc64-reloc-addr.s delete mode 100644 lld/test/ELF/x86-64-reloc-16.s create mode 100644 lld/test/ELF/x86-64-reloc-8-16.s delete mode 100644 lld/test/ELF/x86-64-reloc-8.s create mode 100644 lldb/include/lldb/Breakpoint/BreakpointPrecondition.h rename lldb/lit/{lit-lldb-init => lit-lldb-init.in} (100%) create mode 100644 lldb/source/Breakpoint/BreakpointPrecondition.cpp create mode 100644 llvm/include/llvm/CodeGen/Register.h create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator-switch.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir create mode 100644 llvm/test/CodeGen/AArch64/hwasan-prefer-fp.ll create mode 100644 llvm/test/CodeGen/AArch64/read-pc.ll create mode 100644 llvm/test/CodeGen/AArch64/windows-trap1.ll create mode 100644 llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir create mode 100644 llvm/test/CodeGen/AMDGPU/fp-atomic-to-s_denormmode.mir create mode 100644 llvm/test/Instrumentation/AddressSanitizer/dynamic-shadow-darwin.ll create mode 100644 llvm/test/MC/ARM/mve-interleave.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-interleave.txt create mode 100644 llvm/test/Transforms/IndVarSimplify/lftr-pr41998.ll create mode 100644 llvm/test/Transforms/InstCombine/phi-shifts.ll create mode 100644 llvm/test/tools/llvm-lipo/Inputs/i386-slice.yaml create mode 100644 llvm/test/tools/llvm-lipo/Inputs/i386-x86_64-universal.yaml create mode 100644 llvm/test/tools/llvm-lipo/thin-executable-universal-binary.test create mode 100644 llvm/test/tools/llvm-lipo/thin-macho-binary.test create mode 100644 llvm/test/tools/llvm-lipo/thin-universal-binary.test delete mode 100644 llvm/test/tools/llvm-objdump/X86/disassemble-functions-mangled- [...] create mode 100644 llvm/test/tools/llvm-objdump/X86/disassemble-functions-mangling.test delete mode 100644 llvm/test/tools/llvm-readobj/Inputs/elf-groups.x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/print-section.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO updated (85c748f9ff -> 2bd81b60d6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/glibc. from 85c748f9ff Add missing VDSO_{NAME,HASH}_* macros and use them for PREPA [...] adds fefa21790b nl_{AW,NL}: Correct the thousands separator and grouping (bu [...] adds 2bd81b60d6 szl_PL locale: Spelling corrections (bug 24652). No new revisions were added by this update. Summary of changes: ChangeLog | 18 ++++++++++++++++++ localedata/locales/nl_AW | 2 +- localedata/locales/nl_NL | 6 +++--- localedata/locales/szl_PL | 42 +++++++++++++++++++++++++++--------------- 4 files changed, 49 insertions(+), 19 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO updated (7393b8092c2 -> 5fe09a565ba)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/gcc. from 7393b8092c2 Fix missing name in ChangeLog adds 43ac9412162 PR tree-optimization/90949 * tree-ssa-copy.c (fini_copy_p [...] adds c65ba35f1a0 2019-06-21 Steven G. Kargl <kargl(a)gcc.gnu.org> adds 0b17abea530 PR c++/90875 - added -Wswitch-outside-range option adds 126bc06bbc3 2019-06-21 Richard Biener <rguenther(a)suse.de> adds 74cf02c04d5 [Darwin, fixincludes] Fix Darwin14 header issues. adds 16fcce12ad8 [Darwin, fixincludes] Fix Darwin9/10 math.h issues. adds 43e12b26535 PR c++/90875 - added -Wswitch-outside-range option adds 5571081de4f PR c++/90490 - fix decltype issues in noexcept-specifier. [...] adds 20e2b53c987 2019-06-21 Steven G. Kargl <kargl(a)gcc.gnu.org> adds 8f7ef210070 PR c++/64235 - missing syntax error with invalid alignas. [...] adds e4a9f08b763 PR c++/60223 - ICE with T{} in non-deduced context. * pt. [...] adds f9cef4bc705 PR c++/61490 - qualified-id in friend function definition. [...] adds 45b6a3bbe10 /cp 2019-06-21 Paolo Carlini <paolo.carlini(a)oracle.com> adds 0e411967755 /cp 2019-06-21 Paolo Carlini <paolo.carlini(a)oracle.com> adds 1da6713688a * tree-vect-data-refs.c (vect_find_stmt_data_reference): H [...] adds e20da7b2cb4 2019-06-21 Paolo Carlini <paolo.carlini(a)oracle.com> adds ff736f1199f compiler: open code some type assertions adds ea27676a6c9 runtime: inline and remove eqtype adds fdae40b72a0 compiler: intrinsify some math/bits functions adds c11858417f8 Daily bump. adds 13bae8b51d5 /cp 2019-06-22 Paolo Carlini <paolo.carlini(a)oracle.com> adds 4a74b19c1f5 PR c++/90881 - bogus -Wunused-value in unevaluated context [...] adds 43398ac56a5 PR c++/86476 - noexcept-specifier is a complete-class cont [...] adds 369e31960cb * gcc.dg/tree-ssa/alias-access-path-6.c: New testcase. * [...] adds 76e1fdde3c6 PR c++/66256 * g++.dg/cpp0x/noexcept54.C: New test. adds c910972cb6c PR c++/65707 PR c++/89480 PR c++/58836 * g++.dg/cpp0x/n [...] adds 72f5e18d923 * config/avr/avr.c (TARGET_BUILTIN_SETJMP_FRAME_VALUE): Remove. adds a43fb47f89a [Darwin, PPC, testsuite] Fix darwin-bool-1.c. adds 149d5c945c3 [Darwin, PPC, testsuite] Add requires for DFP to two tests. adds da478915430 2019-06-22 Jerry DeLisle <jvdelisle(a)gcc.gnu.org> adds 7ba9d947567 Fix typo in ChangeLog adds b39c1788610 Daily bump. adds 4ae8e0c9a04 Rename DEFAULT_ARG to DEFERRED_PARSE. adds 649340d41b5 [Darwin, PPC, testsuite] Fix pr71785 testcase for Darwin. adds e4f48d22eb7 [Darwin, PPC] Emit uppercase versions of ppc defines. adds 94fd688b9d9 [Darwin, PPC] Handle GCC target pragma. adds 945b65b2654 [Darwin, PPC, testsuite] Fix builtins-1 testcase for Darwin. adds 38aee7051d5 [Darwin, PPC, testsuite] Fix pr80125 testcase for Darwin. adds dde7bb08a3a [Darwin, PPC, testsuite] Fix builtins-2 for Darwin. adds 37188bf927b compiler: add go_debug and use it for debug messages adds 37423a84ea7 compiler: edit error messages to avoid -Wformat-diag warnings adds 1f795de11ec Daily bump. adds a35663e9d0c Define C11 macros such as FLT_DECIMAL_DIG for C++17 adds e693fb3d93c Fix std::midpoint for denormal values adds 95e9eb33458 Don't use a separate CLASSTYPE_AS_BASE if it's the same size. adds 5fe09a565ba gcc/ada/ChangeLog: No new revisions were added by this update. Summary of changes: fixincludes/ChangeLog | 19 ++ fixincludes/fixincl.x | 146 ++++++++++- fixincludes/inclhack.def | 67 ++++- fixincludes/tests/base/architecture/ppc/math.h | 5 + fixincludes/tests/base/dispatch/object.h | 18 ++ fixincludes/tests/base/os/base.h | 20 ++ gcc/ChangeLog | 55 +++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 5 + gcc/ada/gcc-interface/utils.c | 15 +- gcc/c-family/ChangeLog | 6 + gcc/c-family/c-warn.c | 15 +- gcc/c-family/c.opt | 4 + gcc/c/ChangeLog | 4 + gcc/c/c-typeck.c | 2 +- gcc/config/avr/avr.c | 3 - gcc/config/rs6000/darwin.h | 3 + gcc/cp/ChangeLog | 137 +++++++++++ gcc/cp/call.c | 4 +- gcc/cp/class.c | 6 + gcc/cp/cp-objcp-common.c | 2 +- gcc/cp/cp-tree.def | 7 +- gcc/cp/cp-tree.h | 25 +- gcc/cp/cvt.c | 3 +- gcc/cp/decl.c | 115 +++++---- gcc/cp/decl2.c | 2 +- gcc/cp/error.c | 6 +- gcc/cp/except.c | 5 +- gcc/cp/init.c | 4 +- gcc/cp/parser.c | 270 +++++++++++++++++++-- gcc/cp/parser.h | 3 + gcc/cp/pt.c | 28 ++- gcc/cp/search.c | 51 ++-- gcc/cp/tree.c | 4 +- gcc/cp/typeck.c | 2 +- gcc/doc/invoke.texi | 7 + gcc/fortran/ChangeLog | 18 ++ gcc/fortran/decl.c | 9 +- gcc/fortran/io.c | 8 + gcc/fortran/resolve.c | 8 + gcc/ginclude/float.h | 3 +- gcc/go/ChangeLog | 5 + gcc/go/go-gcc.cc | 27 ++- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/ast-dump.cc | 3 +- gcc/go/gofrontend/escape.cc | 198 +++++++-------- gcc/go/gofrontend/expressions.cc | 197 +++++++++++++-- gcc/go/gofrontend/expressions.h | 8 +- gcc/go/gofrontend/go-diagnostics.cc | 22 ++ gcc/go/gofrontend/go-diagnostics.h | 12 + gcc/go/gofrontend/go.cc | 2 +- gcc/go/gofrontend/gogo.cc | 11 +- gcc/go/gofrontend/import-archive.cc | 8 +- gcc/go/gofrontend/import.cc | 4 +- gcc/go/gofrontend/lex.cc | 2 +- gcc/go/gofrontend/parse.cc | 22 +- gcc/go/gofrontend/runtime.cc | 7 + gcc/go/gofrontend/runtime.def | 26 +- gcc/go/gofrontend/statements.cc | 31 +-- gcc/testsuite/ChangeLog | 160 ++++++++++++ .../c-c++-common/Wswitch-outside-range-1.c | 8 + .../c-c++-common/Wswitch-outside-range-2.c | 9 + .../c-c++-common/Wswitch-outside-range-3.c | 9 + .../c-c++-common/Wswitch-outside-range-4.c | 9 + gcc/testsuite/g++.dg/cpp0x/Wunused-value1.C | 20 ++ gcc/testsuite/g++.dg/cpp0x/auto9.C | 10 +- gcc/testsuite/g++.dg/cpp0x/noexcept43.C | 10 + gcc/testsuite/g++.dg/cpp0x/noexcept44.C | 8 + gcc/testsuite/g++.dg/cpp0x/noexcept45.C | 23 ++ gcc/testsuite/g++.dg/cpp0x/noexcept46.C | 28 +++ gcc/testsuite/g++.dg/cpp0x/noexcept47.C | 83 +++++++ gcc/testsuite/g++.dg/cpp0x/noexcept48.C | 11 + gcc/testsuite/g++.dg/cpp0x/noexcept49.C | 12 + gcc/testsuite/g++.dg/cpp0x/noexcept50.C | 147 +++++++++++ gcc/testsuite/g++.dg/cpp0x/noexcept51.C | 14 ++ gcc/testsuite/g++.dg/cpp0x/noexcept52.C | 9 + gcc/testsuite/g++.dg/cpp0x/noexcept53.C | 26 ++ gcc/testsuite/g++.dg/cpp0x/noexcept54.C | 10 + gcc/testsuite/g++.dg/cpp0x/nondeduced1.C | 16 ++ gcc/testsuite/g++.dg/cpp0x/nondeduced2.C | 14 ++ gcc/testsuite/g++.dg/cpp0x/nondeduced3.C | 16 ++ gcc/testsuite/g++.dg/cpp0x/nondeduced4.C | 13 + gcc/testsuite/g++.dg/cpp0x/nondeduced5.C | 12 + gcc/testsuite/g++.dg/cpp0x/nondeduced6.C | 24 ++ gcc/testsuite/g++.dg/cpp0x/nondeduced7.C | 6 + gcc/testsuite/g++.dg/cpp1z/register1.C | 2 +- gcc/testsuite/g++.dg/cpp1z/register2.C | 2 +- gcc/testsuite/g++.dg/cpp1z/register3.C | 2 +- gcc/testsuite/g++.dg/diagnostic/auto-storage-1.C | 6 + gcc/testsuite/g++.dg/diagnostic/friend2.C | 10 + gcc/testsuite/g++.dg/diagnostic/friend3.C | 9 + gcc/testsuite/g++.dg/diagnostic/no-type-1.C | 1 + gcc/testsuite/g++.dg/diagnostic/no-type-2.C | 3 + gcc/testsuite/g++.dg/diagnostic/top-level-auto-1.C | 3 + gcc/testsuite/g++.dg/eh/shadow1.C | 2 +- gcc/testsuite/g++.dg/other/error34.C | 2 +- gcc/testsuite/g++.dg/other/final3.C | 28 --- gcc/testsuite/g++.dg/other/final4.C | 16 -- gcc/testsuite/g++.dg/other/final5.C | 19 -- gcc/testsuite/g++.dg/other/final6.C | 9 + gcc/testsuite/g++.dg/other/final7.C | 11 + gcc/testsuite/g++.dg/parse/alignas1.C | 10 + gcc/testsuite/g++.dg/vect/simd-2.cc | 2 +- gcc/testsuite/g++.dg/vect/simd-5.cc | 2 +- gcc/testsuite/gcc.c-torture/execute/pr90949.c | 42 ++++ gcc/testsuite/gcc.dg/Wfloat-equal-1.c | 8 +- gcc/testsuite/gcc.dg/misc-column.c | 2 +- .../gcc.dg/tree-ssa/alias-access-path-6.c | 29 +++ gcc/testsuite/gcc.target/powerpc/builtins-1.c | 8 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 1 + gcc/testsuite/gcc.target/powerpc/darwin-bool-1.c | 2 + gcc/testsuite/gcc.target/powerpc/pr64205.c | 1 + gcc/testsuite/gcc.target/powerpc/pr71785.c | 7 +- gcc/testsuite/gcc.target/powerpc/pr79909.c | 1 + gcc/testsuite/gcc.target/powerpc/pr80125.c | 2 +- gcc/testsuite/gfortran.dg/dummy_procedure_8.f90 | 4 - gcc/testsuite/gfortran.dg/io_constraints_14.f90 | 13 + gcc/testsuite/gfortran.dg/pr51991.f90 | 21 ++ gcc/testsuite/gfortran.dg/pr67884.f90 | 21 ++ gcc/testsuite/go.test/test/blank1.go | 6 +- gcc/tree-pretty-print.h | 2 +- gcc/tree-ssa-alias.c | 15 +- gcc/tree-ssa-copy.c | 11 +- gcc/tree-ssa-reassoc.c | 1 + gcc/tree-ssa.c | 2 +- gcc/tree-ssanames.c | 7 +- gcc/tree-vect-data-refs.c | 74 +++--- libgo/go/runtime/alg.go | 10 +- libgo/go/runtime/iface.go | 49 +--- libgo/go/runtime/type.go | 5 - libstdc++-v3/ChangeLog | 11 + libstdc++-v3/include/std/numeric | 36 ++- .../18_support/headers/cfloat/values_c++17.cc | 37 +++ libstdc++-v3/testsuite/26_numerics/gcd/gcd_neg.cc | 6 +- libstdc++-v3/testsuite/26_numerics/lcm/lcm_neg.cc | 6 +- .../testsuite/26_numerics/midpoint/floating.cc | 14 ++ 136 files changed, 2464 insertions(+), 539 deletions(-) create mode 100644 fixincludes/tests/base/dispatch/object.h create mode 100644 fixincludes/tests/base/os/base.h create mode 100644 gcc/testsuite/c-c++-common/Wswitch-outside-range-1.c create mode 100644 gcc/testsuite/c-c++-common/Wswitch-outside-range-2.c create mode 100644 gcc/testsuite/c-c++-common/Wswitch-outside-range-3.c create mode 100644 gcc/testsuite/c-c++-common/Wswitch-outside-range-4.c create mode 100644 gcc/testsuite/g++.dg/cpp0x/Wunused-value1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept43.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept44.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept45.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept46.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept47.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept48.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept49.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept50.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept51.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept52.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept53.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept54.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced1.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced3.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced4.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced5.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced6.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nondeduced7.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/auto-storage-1.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/friend2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/friend3.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/no-type-1.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/no-type-2.C create mode 100644 gcc/testsuite/g++.dg/diagnostic/top-level-auto-1.C delete mode 100644 gcc/testsuite/g++.dg/other/final3.C delete mode 100644 gcc/testsuite/g++.dg/other/final4.C delete mode 100644 gcc/testsuite/g++.dg/other/final5.C create mode 100644 gcc/testsuite/g++.dg/other/final6.C create mode 100644 gcc/testsuite/g++.dg/other/final7.C create mode 100644 gcc/testsuite/g++.dg/parse/alignas1.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr90949.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/alias-access-path-6.c create mode 100644 gcc/testsuite/gfortran.dg/io_constraints_14.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr51991.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67884.f90 create mode 100644 libstdc++-v3/testsuite/18_support/headers/cfloat/values_c++17.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO updated (b13a7d03c2 -> 824eacee59)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/binutils-gdb. from b13a7d03c2 [gdb/testsuite] Mark ptype_union.exp as unsupported for cc-w [...] adds dc4ccb6f7f dwarf2read: Use bool for dwarf2_section_info fields adds 51ac9db596 dwarf2read: C++ify dwo_file adds fb1eb2f94a dwarf2read: Make dwo_file::dbfd a gdb_bfd_ref_ptr adds fd5866f6aa dwarf2read: Get rid of VEC (dwarf2_section_info_def) adds ad692897c1 i386: Break i386-dis-evex.h into small files adds c596f180a1 [gdb/testsuite] Compile index-cache.c with -Wl,--build-id adds 5ec331ef74 Automatic date update in version.in adds 47e3f47487 [gdb] Fix s390x -m31 build adds 5bff081c10 Remove two unused functions from the TUI adds f95675e12d Remove tui_first_data_element_no_in_line adds a8d21e9ef0 Automatic date update in version.in adds 14b2a8e424 PR24689 again, string table corruption adds bb22a41815 PR24704, Internal error building skiboot for powerpc64-linux-gnu adds a33f989b4e Automatic date update in version.in adds 385b97d3ac [gdb/testsuite] Fix inter-cu refs in inlined_subroutine-inhe [...] adds 824eacee59 [gdb/testsuite] Fix DW_AT_decl_file in gdb.trace tests No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 12 + bfd/elf64-ppc.c | 34 +- bfd/elfcode.h | 4 - bfd/version.h | 2 +- gdb/ChangeLog | 73 + gdb/dwarf-index-write.c | 2 +- gdb/dwarf2read.c | 198 +- gdb/dwarf2read.h | 11 +- gdb/testsuite/ChangeLog | 14 + gdb/testsuite/gdb.base/index-cache.exp | 3 +- .../gdb.dwarf2/inlined_subroutine-inheritance.exp | 6 +- gdb/testsuite/gdb.trace/entry-values.exp | 4 +- .../gdb.trace/unavailable-dwarf-piece.exp | 8 +- gdb/tui/tui-data.c | 77 - gdb/tui/tui-data.h | 2 - gdb/tui/tui-windata.c | 17 - gdb/tui/tui-windata.h | 1 - ld/ChangeLog | 6 + ld/testsuite/ld-powerpc/elfv2exe.d | 2 +- ld/testsuite/ld-powerpc/elfv2so.d | 12 +- opcodes/ChangeLog | 12 + opcodes/i386-dis-evex-len.h | 231 ++ opcodes/i386-dis-evex-mod.h | 62 + opcodes/i386-dis-evex-prefix.h | 1969 +++++++++++ opcodes/i386-dis-evex-reg.h | 51 + opcodes/i386-dis-evex-w.h | 1138 +++++++ opcodes/i386-dis-evex.h | 3467 -------------------- opcodes/i386-dis.c | 28 +- 28 files changed, 3691 insertions(+), 3755 deletions(-) create mode 100644 opcodes/i386-dis-evex-len.h create mode 100644 opcodes/i386-dis-evex-mod.h create mode 100644 opcodes/i386-dis-evex-prefix.h create mode 100644 opcodes/i386-dis-evex-reg.h create mode 100644 opcodes/i386-dis-evex-w.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO updated (0c88b619 -> d980ac6a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards 0c88b619 0: init: binutils-gcc-glibc-llvm: 0 new d980ac6a 0: init: binutils-gcc-glibc-llvm: 0 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (0c88b619) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-master-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11627 ++-- 04-build_abe-stage1/console.log | 15639 ++--- 05-build_abe-linux/console.log | 300 +- 06-build_abe-glibc/console.log | 39951 ++++++------ 07-build_abe-stage2/console.log | 40663 ++++++------ 08-build_llvm-true/console.log | 11879 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 5 +- 09-benchmark/console.log | 113 +- 11-update_baseline/console.log | 6 +- console.log | 120840 ++++++++++++++++++----------------- jenkins/manifest.sh | 20 +- results_id | 2 +- 15 files changed, 120876 insertions(+), 120829 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[lldb] branch master updated (15cdb2644 -> 8974365c9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lldb. from 15cdb2644 Move common functionality from processwindows into processdebugger new 8974365c9 [ABI] Implement Windows ABI for x86_64 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../lldbutil/iter/TestRegistersIterator.py | 1 - source/API/SystemInitializerFull.cpp | 3 + source/Plugins/ABI/CMakeLists.txt | 1 + source/Plugins/ABI/SysV-x86_64/ABISysV_x86_64.cpp | 15 +- .../ABI/Windows-x86_64/ABIWindows_x86_64.cpp | 1809 ++++++++++++++++++++ .../ABIWindows_x86_64.h} | 34 +- .../{MacOSX-i386 => Windows-x86_64}/CMakeLists.txt | 4 +- .../Windows/Common/RegisterContextWindows.cpp | 19 +- .../Common/x64/RegisterContextWindows_x64.cpp | 172 +- 9 files changed, 2030 insertions(+), 28 deletions(-) create mode 100644 source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.cpp copy source/Plugins/ABI/{SysV-mips/ABISysV_mips.h => Windows-x86_64/ABIWindows_x86 [...] copy source/Plugins/ABI/{MacOSX-i386 => Windows-x86_64}/CMakeLists.txt (54%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[binutils-gdb] branch binutils-2_32-branch updated (4acb0da14e -> df010caac3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch binutils-2_32-branch in repository binutils-gdb. from 4acb0da14e Automatic date update in version.in new df010caac3 elf: Remove the property after reporting its removal The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 6 ++++++ bfd/elf-properties.c | 10 ++++------ ld/ChangeLog | 10 ++++++++++ ld/testsuite/ld-x86-64/pr24721-x32.d | 6 ++++++ ld/testsuite/ld-x86-64/pr24721.d | 6 ++++++ ld/testsuite/ld-x86-64/pr24721.map | 3 +++ ld/testsuite/ld-x86-64/pr24721a.s | 34 ++++++++++++++++++++++++++++++++++ ld/testsuite/ld-x86-64/pr24721b.s | 6 ++++++ ld/testsuite/ld-x86-64/x86-64.exp | 2 ++ 9 files changed, 77 insertions(+), 6 deletions(-) create mode 100644 ld/testsuite/ld-x86-64/pr24721-x32.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.map create mode 100644 ld/testsuite/ld-x86-64/pr24721a.s create mode 100644 ld/testsuite/ld-x86-64/pr24721b.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[llvm] branch master updated (6ba4049f7df -> d73371c16ba)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 6ba4049f7df AMDGPU/GlobalISel: Split VALU s64 G_ZEXT/G_SEXT in RegBankSelect new 85cf93877df [PowerPC][UpdateTestChecks] powerpc- triple support new 0bb983e6aec AMDGPU/GlobalISel: RegBankSelect for amdgcn.class new d73371c16ba AMDGPU/GlobalISel: Select G_TRUNC The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 72 ++++ lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 9 + lib/Target/AMDGPU/SIRegisterInfo.cpp | 54 +-- lib/Target/AMDGPU/SIRegisterInfo.h | 12 + .../AMDGPU/GlobalISel/inst-select-trunc.mir | 373 +++++++++++++++++++++ ...ct-fexp2.mir => regbankselect-amdgcn.class.mir} | 16 +- test/CodeGen/PowerPC/varargs.ll | 63 ++-- utils/UpdateTestChecks/asm.py | 3 +- 9 files changed, 539 insertions(+), 64 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-trunc.mir copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-fexp2.mir => regbankselect-amdg [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019