Tcwg-commits June 2019

tcwg-commits@lists.linaro.org

6 participants
15913 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_profiled_lto updated (213fc181 -> 09b777f7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-bootstrap_profiled_lto in repository toolchain/ci/base-artifacts. discards 213fc181 0: update: gcc-ba4754978356ca8a1192ebe9f5b68746933a99fb: -10 new 09b777f7 0: update: gcc-ba4754978356ca8a1192ebe9f5b68746933a99fb: -10 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (213fc181) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-master-aarch64-b [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 104 +- 02-prepare_abe/console.log | 430 +++---- 03-build_abe-bootstrap_profiled_lto/console.log | 802 ++++++------- 05-update_baseline/console.log | 24 + console.log | 1360 ++++++++++++----------- jenkins/manifest.sh | 6 +- 6 files changed, 1387 insertions(+), 1339 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (d050479be51 -> 4412d83959f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from d050479be51 Natural MSVC visualization of constructors adds 780c374b205 Remove reliance on toCharUnitsFromBits rounding down. adds 1fa07ebd929 Fix TBAA representation for zero-sized fields and unnamed b [...] adds 64b0924531c Revert [CommandLine] Remove OptionCategory and SubCommand c [...] adds bc85dbe2ba7 Disable -Wignored-attributes for now adds 5f4ae7c4571 [Support] Fix build under Emscripten adds 2a31c9ba677 Fix placement of -Wno-ignored-attributes adds 08c699a1105 MSVC visualizers for type aliases adds cf92a1f6eb1 Add noexcept throughout <atomic> adds 6281ccea02d Revert "builtins: relax __iso_volatile_{load,store}32" adds de2b633a4a0 Add super fast _IsSame trait for internal use. adds 8d7924560ea Disable test by default adds cadd826d0af [X86][SelectionDAG] Cleanup and simplify masked_load/masked [...] adds 6ddc7912b0e [SelectionDAG] Remove the code that attempts to calculate t [...] adds 6620e3b2f69 SlotIndexes: simplify IdxMBBPair operators adds 13a5ae58fcf [InstCombine] squash is-power-of-2 that uses ctpop adds f955d5f623d SlotIndexes: delete unused functions adds d22a2a9a726 [IndVars] Remove dead instructions after folding trivial loop exit adds 3f8264b0628 [Tests] Autogen and improve test readability adds 9bc3141dc2d Fix test for 32-bit targets. adds c8d94e78899 [X86] Fix isel pattern that was looking for a bitcasted loa [...] adds e2291f5af92 Fix typo in comment; NFC adds 3359a17b3ae Apply new meta-programming traits throughout the library. adds fb2bd4a9398 Use C++11 implementation of unique_ptr in C++03. adds c6094f0495b [GN] Generation failure caused by trailing space in file name adds e8da65c698e [X86] Turn v16i16->v16i8 truncate+store into a any_extend+t [...] adds 2fb6b0f2baf [ELF][PPC][X86] Use [-2**(n-1), 2**n) to check overflows fo [...] adds 9771f500f29 PR42362: Fix auto deduction of template parameter packs fro [...] adds 8c1b73591fa [llvm-readobj/llvm-readelf] - Eliminate the elf-groups.x86_ [...] adds a94c18fc200 Follow up of rL363913. NFC. adds bb6d0b8e7b0 [Support] Fix error handling in DataExtractor::get[US]LEB128 adds a5bb7b6c20e [libcxx] [test] Read files as bytestrings to fix py3 encodi [...] adds 3519d5535a4 [docs][llvm-nm] Improve symbol code documentation adds fe8017621ea [ARM] Add MVE interleaving load/store family. adds 853dfab799f [OpenCL] Remove more duplicates from opencl-c.h adds b502a44110f [OpenCL] Restore ATOMIC_VAR_INIT adds 078d711908a [sancov] Avoid unnecessary unique_ptr adds 2c5ff946277 [docs][llvm-nm] Add missing options to documentation adds 512b1187794 [Scalarizer] Add scalarizer support for smul.fix.sat adds 485a421876d [ConstantFolding] Use hasVectorInstrinsicScalarOpd. NFC adds 69144a925e7 [DAGCombine] visitMUL - allow shift by zero in MulByConstant. adds ca89eb5f9c9 [clangd] Improve SelectionTree string representation adds b617b0808de [InstCombine] SliceUpIllegalIntegerPHI - bail on out of ran [...] adds 942404d01b7 AMDGPU: Cleanup checking when spills need emergency slots adds 15e678e8438 [CUDA][HIP] Don't set comdat attribute for CUDA device stub [...] adds f27f794d473 [InstCombine] add tests for funnel-shift to bswap; NFC adds 60957cb74c8 AMDGPU: Fold frame index into MUBUF adds 5dbd9228c44 AMDGPU/GlobalISel: Fix RegBankSelect for s1 sext/zext/anyext adds 89efefb170e [InstCombine] reduce funnel-shift i16 X, X, 8 to bswap X adds 2bc35b79380 Hexagon: Rename Register class adds db26bcda8cb [OPENMP]Relax the test checks to pacify 32bit buildbots, NFC. adds 3260ef16bbd [AMDGPU] Remove unused variable AllSGPRSpilledToVGPRs. NFC adds e3a676e9adb CodeGen: Introduce a class for registers adds 906d494b6e7 [analyzer] Fix JSON dumps for ExplodedNodes adds faeaedf8e93 GlobalISel: Remove unsigned variant of SrcOp adds f8f1ace5bb9 ARC: Fix -Wimplicit-fallthrough adds ae171f1e9fe Hexagon: Rename another copy of Register class new 3a4a60eb6a7 [analyzer] print() JSONify: ProgramPoint revision new 9f4c7e8170c [bindings/go] Add debug information accessors new f8a841b88e2 AMDGPU/GlobalISel: Fix selecting G_IMPLICIT_DEF for s1 new cf6917c6bdc [X86] Regenerate fast fadd reduction tests. NFCI new f948f6b8628 [clang][NewPM] Remove exception handling before loading pgo [...] new f336eb344c6 [clang][NewPM] Add RUNS for tests that produce slightly dif [...] new 0f0bbbd4bbf [AArch64] Regenerate merge-store tests. NFCI. new de1ce8230d2 [AArch64] Regenerate 2velem tests. NFCI. new fd7d0d4e3ff [AArch64] Regenerate vcvt tests. NFCI. new 033774e144b [X86] Cleanups and safety checks around the isFNEG new 7fccb2ac5e3 [X86] Don't a vzext_movl in LowerBuildVectorv16i8/LowerBuil [...] new d2fdb956e04 [AMDGPU] Allow any value in unused src0 field in v_nop new 9c01eaff6aa Move common functionality from processwindows into processdebugger new 6e04b92c896 [llvm-objdump] Match GNU objdump on symbol types shown in d [...] new 8fcd5ade3e5 AMDGPU/GlobalISel: Split VALU s64 G_ZEXT/G_SEXT in RegBankSelect new 318b6dafca2 [PowerPC][UpdateTestChecks] powerpc- triple support new 14d0b646b7b AMDGPU/GlobalISel: RegBankSelect for amdgcn.class new dbb6c031753 AMDGPU/GlobalISel: Select G_TRUNC new 09ede9d65f1 [ABI] Implement Windows ABI for x86_64 new 4412d83959f Remove flag for no longer supported MSVC version The 20 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Selection.cpp | 13 +- clang/include/clang/Basic/Builtins.def | 4 +- clang/lib/Analysis/ProgramPoint.cpp | 3 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 +- clang/lib/CodeGen/CodeGenModule.cpp | 5 + clang/lib/CodeGen/CodeGenTBAA.cpp | 4 + clang/lib/Headers/opencl-c-base.h | 7 +- clang/lib/Headers/opencl-c.h | 29 - clang/lib/Sema/SemaTemplate.cpp | 5 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 8 +- clang/test/Analysis/dump_egraph.c | 14 +- clang/test/CodeGen/pgo-sample.c | 13 +- clang/test/CodeGen/tbaa-struct.cpp | 8 +- clang/test/CodeGen/tbaa.cpp | 8 +- clang/test/CodeGenCXX/ms-intrinsics.cpp | 17 - clang/test/CodeGenCXX/no-unique-address.cpp | 16 + clang/test/CodeGenCXX/tail-padding.cpp | 8 +- clang/test/CodeGenOpenCL/convergent.cl | 10 +- clang/test/Headers/opencl-c-header.cl | 4 + clang/test/OpenMP/parallel_codegen.cpp | 4 +- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 15 + clang/utils/ClangVisualizers/clang.natvis | 51 + libcxx/CMakeLists.txt | 4 +- libcxx/include/__tuple | 2 +- libcxx/include/atomic | 56 +- libcxx/include/cmath | 2 +- libcxx/include/functional | 6 +- libcxx/include/math.h | 74 +- libcxx/include/memory | 208 +- libcxx/include/optional | 101 +- libcxx/include/tuple | 52 +- libcxx/include/type_traits | 176 +- .../libcxx/type_traits/lazy_metafunctions.pass.cpp | 58 +- .../meta/stress_tests/stress_test_is_same.sh.cpp | 57 + .../unique.ptr.ctor/pointer_deleter.fail.cpp | 4 - libcxx/utils/libcxx/test/format.py | 14 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/Arch/PPC64.cpp | 12 +- lld/ELF/Arch/X86_64.cpp | 4 +- lld/ELF/Target.h | 2 +- lld/test/ELF/Inputs/i386-reloc-16-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-16.s | 3 - lld/test/ELF/Inputs/i386-reloc-8-error.s | 3 - lld/test/ELF/Inputs/i386-reloc-8.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-16.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8-error.s | 3 - lld/test/ELF/Inputs/x86-64-reloc-8.s | 3 - lld/test/ELF/aarch64-abs16.s | 8 +- lld/test/ELF/aarch64-abs32.s | 8 +- lld/test/ELF/aarch64-prel16.s | 4 +- lld/test/ELF/aarch64-prel32.s | 4 +- lld/test/ELF/i386-reloc-16.s | 27 +- lld/test/ELF/i386-reloc-8.s | 27 +- lld/test/ELF/ppc32-reloc-addr.s | 10 +- lld/test/ELF/ppc64-addr16-error.s | 13 - lld/test/ELF/ppc64-reloc-addr.s | 25 + lld/test/ELF/x86-64-reloc-16.s | 14 - lld/test/ELF/x86-64-reloc-8-16.s | 25 + lld/test/ELF/x86-64-reloc-8.s | 14 - .../lldbutil/iter/TestRegistersIterator.py | 1 - lldb/source/API/SystemInitializerFull.cpp | 3 + lldb/source/Plugins/ABI/CMakeLists.txt | 1 + .../Plugins/ABI/SysV-x86_64/ABISysV_x86_64.cpp | 15 +- .../ABI/Windows-x86_64/ABIWindows_x86_64.cpp | 1809 +++++++++++++++++ .../Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.h | 99 + .../Plugins/ABI/Windows-x86_64/CMakeLists.txt | 10 + .../Plugins/Process/Windows/Common/CMakeLists.txt | 1 + .../Process/Windows/Common/ProcessDebugger.cpp | 572 ++++++ .../Process/Windows/Common/ProcessDebugger.h | 101 + .../Process/Windows/Common/ProcessWindows.cpp | 473 +---- .../Process/Windows/Common/ProcessWindows.h | 21 +- .../Windows/Common/RegisterContextWindows.cpp | 19 +- .../Common/x64/RegisterContextWindows_x64.cpp | 172 +- llvm/bindings/go/llvm/dibuilder.go | 90 + llvm/bindings/go/llvm/ir.go | 3 + llvm/cmake/modules/HandleLLVMOptions.cmake | 4 - llvm/docs/CommandGuide/llvm-nm.rst | 197 +- llvm/include/llvm/Analysis/VectorUtils.h | 9 +- llvm/include/llvm/CodeGen/CallingConvLower.h | 2 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 24 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 5 +- .../include/llvm/CodeGen/GlobalISel/IRTranslator.h | 14 +- .../GlobalISel/LegalizationArtifactCombiner.h | 30 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 22 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 2 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 25 +- llvm/include/llvm/CodeGen/MachineInstrBuilder.h | 2 +- llvm/include/llvm/CodeGen/MachineOperand.h | 5 +- llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 6 +- llvm/include/llvm/CodeGen/Register.h | 60 + llvm/include/llvm/CodeGen/SlotIndexes.h | 75 +- .../include/llvm/CodeGen/SwiftErrorValueTracking.h | 15 +- llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- llvm/include/llvm/CodeGen/VirtRegMap.h | 4 +- llvm/include/llvm/Support/CommandLine.h | 46 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 4 +- llvm/lib/Analysis/ConstantFolding.cpp | 29 +- llvm/lib/Analysis/VectorUtils.cpp | 10 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 10 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 224 +-- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 376 ++-- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 26 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 4 +- llvm/lib/CodeGen/MachineOperand.cpp | 2 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 6 +- llvm/lib/CodeGen/RegAllocGreedy.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 27 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 16 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- llvm/lib/CodeGen/SlotIndexes.cpp | 17 +- llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 24 +- llvm/lib/CodeGen/TargetInstrInfo.cpp | 6 +- llvm/lib/Support/CommandLine.cpp | 107 +- llvm/lib/Support/DataExtractor.cpp | 28 +- llvm/lib/Support/Unix/Path.inc | 3 + llvm/lib/Target/AArch64/AArch64CallLowering.cpp | 42 +- llvm/lib/Target/AArch64/AArch64CallLowering.h | 8 +- llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 6 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 210 +- .../AArch64/AArch64RedundantCopyElimination.cpp | 4 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 2 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 38 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 8 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 89 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 32 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 169 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600Packetizer.cpp | 4 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 2 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.h | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 54 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 19 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 5 + llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 10 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 79 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 14 +- llvm/lib/Target/AMDGPU/VOP1Instructions.td | 2 +- llvm/lib/Target/ARC/ARCOptAddrMode.cpp | 2 +- llvm/lib/Target/ARC/ARCRegisterInfo.cpp | 8 +- llvm/lib/Target/ARC/ARCRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 4 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 2 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 50 +- llvm/lib/Target/ARM/ARMCallLowering.h | 6 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 134 ++ llvm/lib/Target/ARM/ARMInstrThumb2.td | 4 +- llvm/lib/Target/ARM/ARMLegalizerInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 9 - llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 105 +- .../Target/ARM/Disassembler/ARMDisassembler.cpp | 36 + .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 14 + llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 3 + llvm/lib/Target/BPF/BPFRegisterInfo.cpp | 2 +- llvm/lib/Target/BPF/BPFRegisterInfo.h | 2 +- .../lib/Target/Hexagon/HexagonConstPropagation.cpp | 177 +- llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenMux.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp | 66 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonRegisterInfo.h | 2 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp | 4 +- llvm/lib/Target/Lanai/LanaiRegisterInfo.h | 4 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp | 2 +- llvm/lib/Target/MSP430/MSP430RegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 90 +- llvm/lib/Target/Mips/MipsCallLowering.h | 20 +- llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 43 +- llvm/lib/Target/Mips/MipsMachineFunction.cpp | 4 +- llvm/lib/Target/Mips/MipsMachineFunction.h | 4 +- llvm/lib/Target/Mips/MipsRegisterInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsRegisterInfo.h | 2 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 16 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp | 2 +- llvm/lib/Target/NVPTX/NVPTXRegisterInfo.h | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 104 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 4 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.h | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.cpp | 2 +- llvm/lib/Target/Sparc/SparcRegisterInfo.h | 2 +- llvm/lib/Target/SystemZ/SystemZElimCompare.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 54 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp | 8 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp | 6 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.h | 2 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.cpp | 4 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.h | 2 +- llvm/lib/Target/X86/X86CallLowering.cpp | 38 +- llvm/lib/Target/X86/X86CallLowering.h | 6 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 52 +- llvm/lib/Target/X86/X86InstrAVX512.td | 40 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 62 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 6 +- llvm/lib/Target/X86/X86InstrSSE.td | 8 +- llvm/lib/Target/X86/X86RegisterInfo.cpp | 2 +- llvm/lib/Target/X86/X86RegisterInfo.h | 8 +- llvm/lib/Target/XCore/XCoreRegisterInfo.cpp | 4 +- llvm/lib/Target/XCore/XCoreRegisterInfo.h | 2 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 23 + .../Transforms/InstCombine/InstCombineCalls.cpp | 7 + llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 5 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 10 +- llvm/test/CodeGen/AArch64/arm64-neon-2velem.ll | 2101 +++++++++++++++----- llvm/test/CodeGen/AArch64/arm64-vcvt_f.ll | 143 +- llvm/test/CodeGen/AArch64/merge-store.ll | 44 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 160 +- .../AMDGPU/GlobalISel/inst-select-trunc.mir | 373 ++++ ...t-anyext.mir => regbankselect-amdgcn.class.mir} | 18 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 216 +- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 286 ++- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 283 ++- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 41 + llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 134 ++ .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 13 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll | 26 + .../CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 3 +- llvm/test/CodeGen/PowerPC/varargs.ll | 63 +- .../CodeGen/X86/avx512-intrinsics-fast-isel.ll | 38 +- llvm/test/CodeGen/X86/combine-mul.ll | 24 + .../test/CodeGen/X86/shuffle-vs-trunc-512-widen.ll | 6 +- llvm/test/CodeGen/X86/shuffle-vs-trunc-512.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-fadd-fast.ll | 4 +- llvm/test/CodeGen/X86/vector-trunc-widen.ll | 4 +- llvm/test/CodeGen/X86/vector-trunc.ll | 4 +- llvm/test/MC/ARM/mve-interleave.s | 270 +++ llvm/test/MC/Disassembler/AMDGPU/nop.txt | 3 + llvm/test/MC/Disassembler/AMDGPU/vop1.txt | 3 + llvm/test/MC/Disassembler/AMDGPU/vop1_vi.txt | 3 + llvm/test/MC/Disassembler/ARM/mve-interleave.txt | 267 +++ .../IndVarSimplify/eliminate-comparison.ll | 8 +- .../Transforms/IndVarSimplify/eliminate-trunc.ll | 8 - .../Transforms/IndVarSimplify/floating-point-iv.ll | 141 +- llvm/test/Transforms/InstCombine/fsh.ll | 47 +- llvm/test/Transforms/InstCombine/ispow2.ll | 26 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 26 + llvm/test/Transforms/Scalarizer/intrinsics.ll | 17 +- .../X86/elf-disassemble-dynamic-symbols.test | 59 +- .../tools/llvm-readobj/Inputs/elf-groups.x86_64 | Bin 4384 -> 0 bytes llvm/test/tools/llvm-readobj/elf-groups.test | 134 +- llvm/test/tools/llvm-readobj/print-section.test | 8 - llvm/tools/llvm-objdump/llvm-objdump.cpp | 19 +- llvm/tools/sancov/sancov.cpp | 22 +- llvm/unittests/CodeGen/GlobalISel/GISelMITest.h | 4 +- .../CodeGen/GlobalISel/MachineIRBuilderTest.cpp | 18 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 26 +- llvm/unittests/Support/CommandLineTest.cpp | 60 +- llvm/unittests/Support/DataExtractorTest.cpp | 10 + llvm/unittests/Support/TargetParserTest.cpp | 12 +- llvm/utils/UpdateTestChecks/asm.py | 3 +- .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 2 +- 260 files changed, 9972 insertions(+), 3534 deletions(-) delete mode 100644 clang/test/CodeGenCXX/ms-intrinsics.cpp create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_is_s [...] delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/i386-reloc-8.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-16.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8-error.s delete mode 100644 lld/test/ELF/Inputs/x86-64-reloc-8.s delete mode 100644 lld/test/ELF/ppc64-addr16-error.s create mode 100644 lld/test/ELF/ppc64-reloc-addr.s delete mode 100644 lld/test/ELF/x86-64-reloc-16.s create mode 100644 lld/test/ELF/x86-64-reloc-8-16.s delete mode 100644 lld/test/ELF/x86-64-reloc-8.s create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.cpp create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.h create mode 100644 lldb/source/Plugins/ABI/Windows-x86_64/CMakeLists.txt create mode 100644 lldb/source/Plugins/Process/Windows/Common/ProcessDebugger.cpp create mode 100644 lldb/source/Plugins/Process/Windows/Common/ProcessDebugger.h create mode 100644 llvm/include/llvm/CodeGen/Register.h create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-trunc.mir copy llvm/test/CodeGen/AMDGPU/GlobalISel/{regbankselect-anyext.mir => regbankselec [...] create mode 100644 llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir create mode 100644 llvm/test/MC/ARM/mve-interleave.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-interleave.txt create mode 100644 llvm/test/Transforms/InstCombine/phi-shifts.ll delete mode 100644 llvm/test/tools/llvm-readobj/Inputs/elf-groups.x86_64 delete mode 100644 llvm/test/tools/llvm-readobj/print-section.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (fefa21790b -> 2bd81b60d6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/glibc. from fefa21790b nl_{AW,NL}: Correct the thousands separator and grouping (bu [...] adds 2bd81b60d6 szl_PL locale: Spelling corrections (bug 24652). No new revisions were added by this update. Summary of changes: ChangeLog | 10 ++++++++++ localedata/locales/szl_PL | 42 +++++++++++++++++++++++++++--------------- 2 files changed, 37 insertions(+), 15 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (72f5e18d923 -> aad830e6712)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/gcc. from 72f5e18d923 * config/avr/avr.c (TARGET_BUILTIN_SETJMP_FRAME_VALUE): Remove. adds a43fb47f89a [Darwin, PPC, testsuite] Fix darwin-bool-1.c. adds 149d5c945c3 [Darwin, PPC, testsuite] Add requires for DFP to two tests. adds da478915430 2019-06-22 Jerry DeLisle <jvdelisle(a)gcc.gnu.org> adds 7ba9d947567 Fix typo in ChangeLog adds b39c1788610 Daily bump. adds 4ae8e0c9a04 Rename DEFAULT_ARG to DEFERRED_PARSE. adds 649340d41b5 [Darwin, PPC, testsuite] Fix pr71785 testcase for Darwin. adds e4f48d22eb7 [Darwin, PPC] Emit uppercase versions of ppc defines. adds 94fd688b9d9 [Darwin, PPC] Handle GCC target pragma. adds 945b65b2654 [Darwin, PPC, testsuite] Fix builtins-1 testcase for Darwin. adds 38aee7051d5 [Darwin, PPC, testsuite] Fix pr80125 testcase for Darwin. adds dde7bb08a3a [Darwin, PPC, testsuite] Fix builtins-2 for Darwin. adds 37188bf927b compiler: add go_debug and use it for debug messages adds 37423a84ea7 compiler: edit error messages to avoid -Wformat-diag warnings adds 1f795de11ec Daily bump. adds a35663e9d0c Define C11 macros such as FLT_DECIMAL_DIG for C++17 adds e693fb3d93c Fix std::midpoint for denormal values adds 95e9eb33458 Don't use a separate CLASSTYPE_AS_BASE if it's the same size. adds 5fe09a565ba gcc/ada/ChangeLog: adds dbebbff80c7 compiler: use builtin memcmp directly adds c51a5c54997 2019-06-24 Richard Biener <rguenther(a)suse.de> adds 3a09d78f0e9 2019-06-24 Richard Biener <rguenther(a)suse.de> new aad830e6712 compiler: open code string equality The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 33 ++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 5 + gcc/ada/gcc-interface/utils.c | 15 +- gcc/c/ChangeLog | 4 + gcc/c/c-typeck.c | 2 +- gcc/config/rs6000/darwin.h | 3 + gcc/cp/ChangeLog | 52 ++++++ gcc/cp/call.c | 2 +- gcc/cp/class.c | 6 + gcc/cp/cp-objcp-common.c | 2 +- gcc/cp/cp-tree.def | 8 +- gcc/cp/cp-tree.h | 20 +-- gcc/cp/decl.c | 10 +- gcc/cp/decl2.c | 2 +- gcc/cp/error.c | 6 +- gcc/cp/init.c | 4 +- gcc/cp/parser.c | 36 ++-- gcc/cp/pt.c | 9 +- gcc/cp/tree.c | 4 +- gcc/cp/typeck.c | 2 +- gcc/fortran/ChangeLog | 6 + gcc/fortran/io.c | 8 + gcc/ginclude/float.h | 3 +- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/ast-dump.cc | 3 +- gcc/go/gofrontend/escape.cc | 198 ++++++++++----------- gcc/go/gofrontend/expressions.cc | 87 ++++++--- gcc/go/gofrontend/go-diagnostics.cc | 22 +++ gcc/go/gofrontend/go-diagnostics.h | 12 ++ gcc/go/gofrontend/go.cc | 2 +- gcc/go/gofrontend/gogo.cc | 8 +- gcc/go/gofrontend/import-archive.cc | 8 +- gcc/go/gofrontend/import.cc | 4 +- gcc/go/gofrontend/lex.cc | 2 +- gcc/go/gofrontend/parse.cc | 22 +-- gcc/go/gofrontend/runtime.def | 5 +- gcc/go/gofrontend/statements.cc | 6 +- gcc/testsuite/ChangeLog | 49 +++++ gcc/testsuite/gcc.dg/Wfloat-equal-1.c | 8 +- gcc/testsuite/gcc.dg/misc-column.c | 2 +- gcc/testsuite/gcc.dg/torture/pr90972.c | 24 +++ gcc/testsuite/gcc.target/powerpc/builtins-1.c | 8 +- gcc/testsuite/gcc.target/powerpc/builtins-2.c | 1 + gcc/testsuite/gcc.target/powerpc/darwin-bool-1.c | 2 + gcc/testsuite/gcc.target/powerpc/pr64205.c | 1 + gcc/testsuite/gcc.target/powerpc/pr71785.c | 7 +- gcc/testsuite/gcc.target/powerpc/pr79909.c | 1 + gcc/testsuite/gcc.target/powerpc/pr80125.c | 2 +- gcc/testsuite/gfortran.dg/io_constraints_14.f90 | 13 ++ gcc/testsuite/go.test/test/blank1.go | 6 +- gcc/tree-pretty-print.h | 2 +- gcc/tree-ssa-alias.c | 1 + gcc/tree-ssa.c | 2 +- gcc/tree-vect-stmts.c | 19 +- libgo/Makefile.am | 1 - libgo/Makefile.in | 8 +- libgo/go/runtime/alg.go | 1 - libgo/go/runtime/stubs.go | 12 -- libgo/runtime/go-memcmp.c | 13 -- libstdc++-v3/ChangeLog | 11 ++ libstdc++-v3/include/std/numeric | 36 ++-- .../18_support/headers/cfloat/values_c++17.cc | 37 ++++ libstdc++-v3/testsuite/26_numerics/gcd/gcd_neg.cc | 6 +- libstdc++-v3/testsuite/26_numerics/lcm/lcm_neg.cc | 6 +- .../testsuite/26_numerics/midpoint/floating.cc | 14 ++ 66 files changed, 627 insertions(+), 291 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/torture/pr90972.c create mode 100644 gcc/testsuite/gfortran.dg/io_constraints_14.f90 delete mode 100644 libgo/runtime/go-memcmp.c create mode 100644 libstdc++-v3/testsuite/18_support/headers/cfloat/values_c++17.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (47e3f47487 -> f93ab3a0b8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/binutils-gdb. from 47e3f47487 [gdb] Fix s390x -m31 build adds 5bff081c10 Remove two unused functions from the TUI adds f95675e12d Remove tui_first_data_element_no_in_line adds a8d21e9ef0 Automatic date update in version.in adds 14b2a8e424 PR24689 again, string table corruption adds bb22a41815 PR24704, Internal error building skiboot for powerpc64-linux-gnu adds a33f989b4e Automatic date update in version.in adds 385b97d3ac [gdb/testsuite] Fix inter-cu refs in inlined_subroutine-inhe [...] adds 824eacee59 [gdb/testsuite] Fix DW_AT_decl_file in gdb.trace tests adds 164e3873cf [gdb/testsuite] Fix label reference in implptr-64bit.exp new f93ab3a0b8 elf: Remove the property after reporting its removal The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 18 +++++ bfd/elf-properties.c | 10 ++- bfd/elf64-ppc.c | 34 +++++----- bfd/elfcode.h | 4 -- bfd/version.h | 2 +- gdb/ChangeLog | 12 ++++ gdb/testsuite/ChangeLog | 14 ++++ gdb/testsuite/gdb.dwarf2/implptr-64bit.exp | 2 +- .../gdb.dwarf2/inlined_subroutine-inheritance.exp | 6 +- gdb/testsuite/gdb.trace/entry-values.exp | 4 +- .../gdb.trace/unavailable-dwarf-piece.exp | 8 +-- gdb/tui/tui-data.c | 77 ---------------------- gdb/tui/tui-data.h | 2 - gdb/tui/tui-windata.c | 17 ----- gdb/tui/tui-windata.h | 1 - ld/ChangeLog | 16 +++++ ld/testsuite/ld-powerpc/elfv2exe.d | 2 +- ld/testsuite/ld-powerpc/elfv2so.d | 12 ++-- ld/testsuite/ld-x86-64/pr24721-x32.d | 6 ++ ld/testsuite/ld-x86-64/pr24721.d | 6 ++ ld/testsuite/ld-x86-64/pr24721.map | 3 + ld/testsuite/ld-x86-64/pr24721a.s | 34 ++++++++++ ld/testsuite/ld-x86-64/pr24721b.s | 6 ++ ld/testsuite/ld-x86-64/x86-64.exp | 2 + 24 files changed, 157 insertions(+), 141 deletions(-) create mode 100644 ld/testsuite/ld-x86-64/pr24721-x32.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.d create mode 100644 ld/testsuite/ld-x86-64/pr24721.map create mode 100644 ld/testsuite/ld-x86-64/pr24721a.s create mode 100644 ld/testsuite/ld-x86-64/pr24721b.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO updated (d63301ea -> 013bbd9b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk/llvm-master-arm-spec2k6-Oz_LTO in repository toolchain/ci/base-artifacts. discards d63301ea 0: init: binutils-gcc-glibc-llvm: -1 new 013bbd9b 0: init: binutils-gcc-glibc-llvm: -1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d63301ea) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk/llvm-master-arm-spec [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 216 +- 02-prepare_abe/console.log | 262 +- 03-build_abe-binutils/console.log | 11204 ++- 04-build_abe-stage1/console.log | 19880 +++--- 05-build_abe-linux/console.log | 122 +- 06-build_abe-glibc/console.log | 39480 ++++++----- 07-build_abe-stage2/console.log | 46429 ++++++------- 08-build_llvm-true/console.log | 11913 ++-- 09-benchmark/benchmark-start.log | 2 +- 09-benchmark/benchmark.log | 6 +- 09-benchmark/console.log | 170 +- 11-update_baseline/console.log | 34 +- console.log | 129710 +++++++++++++++++------------------ jenkins/manifest.sh | 20 +- 14 files changed, 129704 insertions(+), 129744 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[llvm] branch master updated (12d2dd1fe1b -> e702a1afad9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository llvm. from 12d2dd1fe1b [CodeGen] Add missing vector type legalization for ctlz_zero_undef new e702a1afad9 [InstCombine] Regenerate test pr17827. NFCI. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: test/Transforms/InstCombine/pr17827.ll | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[lldb] branch master updated (8974365c9 -> 34a2048c4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository lldb. from 8974365c9 [ABI] Implement Windows ABI for x86_64 new 34a2048c4 [ABI] Remove unused variables in ABIWindows_x86_64 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: source/Plugins/ABI/Windows-x86_64/ABIWindows_x86_64.cpp | 4 ---- 1 file changed, 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[gcc] branch master updated (ffdcf72e16f -> 97c5b27ad20)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from ffdcf72e16f [Darwin, PPC, testsuite] Fix spec-barr-1.c for Darwin. new 97c5b27ad20 [Darwin, PPC, testsuite] Skip tests for unimplemented funct [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/ChangeLog | 5 +++++ gcc/testsuite/gcc.target/powerpc/safe-indirect-jump-1.c | 1 + gcc/testsuite/gcc.target/powerpc/safe-indirect-jump-7.c | 1 + 3 files changed, 7 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig updated (b253d5f3ecc9 -> 39071cf828b4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig in repository toolchain/ci/linux. from b253d5f3ecc9 Merge tag 'pci-v5.2-fixes-1' of git://git.kernel.org/pub/s [...] adds 0aafc8ae665f Revert "iommu/vt-d: Fix lock inversion between iommu->lock [...] adds 6698a71a1e36 Merge tag 'iommu-fix-v5.2-rc5' of git://git.kernel.org/pub [...] adds 4b972a01a7da Linux 5.2-rc6 adds 461e274b2821 auxdisplay/cfag12864bfb.c: Convert to use vm_map_pages_zero() adds f4bb1f895aa0 auxdisplay/ht16k33.c: Convert to use vm_map_pages_zero() new 9216514602ac Merge tag 'auxdisplay-for-linus-v5.2-rc7' of git://github. [...] new ca72d88378b2 powerpc/mm/64s/hash: Reallocate context ids on fork new 16391bfc8623 selftests/powerpc: Add test of fork with mapping above 512TB new 65565a68c582 Merge branch 'context-id-fix' into fixes new 26df62aaae9f Merge tag 'powerpc-5.2-6' of git://git.kernel.org/pub/scm/ [...] adds b2b5921fe4b3 mtd: rawnand: initialize ntargets with maxchips adds 191f5c2ed4b6 mtd: spi-nor: use 16-bit WRR command when QE is set on spa [...] new 39071cf828b4 Merge tag 'mtd/fixes-for-5.2-rc7' of git://git.kernel.org/ [...] The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Makefile | 2 +- arch/powerpc/mm/book3s64/mmu_context.c | 55 ++++++++-- drivers/auxdisplay/cfag12864bfb.c | 5 +- drivers/auxdisplay/ht16k33.c | 4 +- drivers/iommu/intel-iommu.c | 7 +- drivers/mtd/nand/raw/nand_base.c | 3 +- drivers/mtd/spi-nor/spi-nor.c | 119 +++++++++++++++++++-- include/linux/mtd/spi-nor.h | 3 + tools/testing/selftests/powerpc/mm/.gitignore | 3 +- tools/testing/selftests/powerpc/mm/Makefile | 4 +- .../powerpc/mm/large_vm_fork_separation.c | 87 +++++++++++++++ 11 files changed, 261 insertions(+), 31 deletions(-) create mode 100644 tools/testing/selftests/powerpc/mm/large_vm_fork_separation.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2019