Tcwg-commits October 2019

tcwg-commits@lists.linaro.org

6 participants
13959 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (30fe183248 -> 1cc3da765d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/binutils-gdb. from 30fe183248 PR4499, assign file positions assumes segment offsets increasing adds 158da0d12a [gdb/testsuite] Use -wrap and $gdb_test_name in gdb_test_mul [...] adds 37a5888387 PR25125, relaxation chooses wrong branch size adds 52c64cf72d gdbserver does not need xstrdup adds 93878f4717 Allow out-of-order reads of CIEs adds 27cee81d06 Fix potential undefined behaviour in the RX disassembler. adds 5c49f2cd78 Improve objcopy's note mergeing capabilities. adds 5396ae1717 Don't make an extra copy + allocation of the demangled name adds 92174eeae8 Revert unintentional change in symtab.c adds 1834d45f0f Fix find_charset_names. adds 256878f318 elfedit.c: Replace BYTE_PUT with byte_put adds 760ddef46d elfedit: Report unknown x86 feature adds 25294a18fd Automatic date update in version.in adds 1cc3da765d sort_gnu_build_notes fix No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 51 ++ binutils/elfedit.c | 7 +- binutils/objcopy.c | 761 +++++++++++++++----------- binutils/testsuite/binutils-all/note-2-32.d | 15 +- binutils/testsuite/binutils-all/note-2-32.s | 76 +-- binutils/testsuite/binutils-all/note-2-64.d | 15 +- binutils/testsuite/binutils-all/note-2-64.s | 78 ++- binutils/testsuite/binutils-all/note-3-32.d | 10 +- binutils/testsuite/binutils-all/note-3-32.s | 15 +- binutils/testsuite/binutils-all/note-3-64.d | 10 +- binutils/testsuite/binutils-all/note-3-64.s | 14 +- binutils/testsuite/binutils-all/note-4-32.d | 8 +- binutils/testsuite/binutils-all/note-4-32.s | 14 +- binutils/testsuite/binutils-all/note-4-64.d | 10 +- binutils/testsuite/binutils-all/note-4-64.s | 14 +- binutils/testsuite/binutils-all/note-6-32.d | 20 + binutils/testsuite/binutils-all/note-6-32.s | 145 +++++ binutils/testsuite/binutils-all/note-6-64.d | 20 + binutils/testsuite/binutils-all/note-6-64.s | 145 +++++ binutils/testsuite/binutils-all/objcopy.exp | 2 + gas/ChangeLog | 9 + gas/write.c | 8 +- gdb/ChangeLog | 20 + gdb/charset.c | 7 +- gdb/dwarf2-frame.c | 92 +--- gdb/gdbserver/ChangeLog | 4 + gdb/gdbserver/utils.c | 12 - gdb/symtab.c | 36 +- gdb/testsuite/ChangeLog | 10 + gdb/testsuite/gdb.reverse/sigall-precsave.exp | 14 +- gdb/testsuite/gdb.reverse/sigall-reverse.exp | 22 +- gdb/testsuite/gdb.reverse/solib-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/solib-reverse.exp | 13 +- gdb/testsuite/gdb.reverse/until-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/until-reverse.exp | 13 +- opcodes/ChangeLog | 5 + opcodes/rx-dis.c | 2 +- 38 files changed, 1126 insertions(+), 599 deletions(-) create mode 100644 binutils/testsuite/binutils-all/note-6-32.d create mode 100644 binutils/testsuite/binutils-all/note-6-32.s create mode 100644 binutils/testsuite/binutils-all/note-6-64.d create mode 100644 binutils/testsuite/binutils-all/note-6-64.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig updated (12f89c08 -> b360faf7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 12f89c08 0: update: binutils-gcc-linux: all new b360faf7 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (12f89c08) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11649 +++++++------- 04-build_abe-stage1/console.log | 15917 +++++++++---------- 05-build_linux/console.log | 2500 +-- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 8 +- 08-update_baseline/console.log | 8 +- console.log | 30742 ++++++++++++++++++------------------ jenkins/manifest.sh | 14 +- 10 files changed, 30773 insertions(+), 30725 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-defconfig updated (45787e56829 -> edb1a1de1b7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-defconfig in repository toolchain/ci/llvm-project. from 45787e56829 Fix compilation warning. NFC. adds 13d8d19d518 gn build: (manually) merge 08074cc9 adds 9c0f66746ca gn build: Merge bb6a27fc257 adds 72d7908afc7 gn build: Merge d0bd3fc88be adds 918b88ab150 gn build: Merge ffa214ef228 adds b96e30c2172 git-llvm: Push to master branch by default adds efcdedd2e72 git-llvm: Drop dependency on github module adds 8c99a549dec [LiveDebugValues] Small code clean up; NFC adds a6712889f5f [lldb] [Host/netbsd] Set Arg0 for 'platform process list -v' adds 822059147bf [PowerPC] [Peephole] fold frame offset by using index form [...] adds 24ef631f433 Fix file-ordering nit in D67161. adds 77b3c794e34 [docs] Update Mips feature table in CodeGenerator.rst adds 2a3dc6b74f4 Fix a variable typo in LiveDebugValues [NFC] adds 53c164e2216 [llvm/Object] - Fix the error message reported for a broken [...] adds 9acaf542771 [obj2yaml] - Better dumping for relocations without symbols [...] adds 74d39a42f10 [clangd] DefineInline action availability checks adds dfd6374c784 [clangd] DefineInline action apply logic with fully qualifi [...] adds d581f68519d gn build: Merge 74d39a42f10 adds d62e3ed3f4b [clangd] Implement GetEligiblePoints adds 8aa84ad37db [clangd] Store Index in Tweak::Selection adds de3cef1d5d3 [yaml2obj, obj2yaml] - Add support for SHT_NOTE sections. adds e3105e71f3a [LLD][ELF] - Update test case after yaml2obj change. adds 11ce19d2119 [clang] Switch arm-mve-intrinsics tests to use %clang_cc1. adds ce1e249a688 Fix compilation error in clangd/refactor/tweaks/ExpandAutoType.cpp adds 3d9632a997f [clang-rename] NFC, make getCanonicalSymbolDeclaration robu [...] adds 417dd678250 [MIPS GlobalISel] Select MSA vector generic and builtin fsqrt adds 43e931cb5fc [clangd][NFC] Get rid of raw string literals in macros to m [...] adds 1baa50396d9 [RISCV] Add support for half-precision floats adds be29d928548 OpenMP Tasks dependencies hash re-sizing fixed. adds 11c2a85db88 [NFC] Rename LLVM_NO_DEAD_STRIP adds 6df7ef0d8ba [clang-format] [NFC] update the documentation in Format.h t [...] adds 59a51d84b3a [CodeGen][SelectionDAG] Fix tiny bug in ExpandIntRes_UADDSUBO adds b2c184458e9 [APInt] Add saturating multiply ops adds 1cc8e1e1d7d [APInt] Add saturating left-shift ops adds b82fa80e807 [SLP] adjust code comment; NFC adds 7ad3636c30a [AMDGPU] Remove update_llc_test_checks for a test adds abd89c243a4 build: reindent text (NFC) adds b85b4e5a6f8 Add an instruction marker field to the ExtraInfo in MachineInstrs. adds 8e567b0730f [clangd] Revert define-inline action changes to un-break wi [...] adds b74d7e5cccb [PowerPC] add test for popcnt with any_extend; NFC adds fd667b860e9 [libcxx] [test] Run `chmod +x` on executables when testing via SSH adds a153233caf6 gn build: Merge 8e567b0730f adds de79836312e [FPEnv] Teach the IRBuilder about correct use of the strict [...] adds 5934cd11ea3 [TableGen] Add asserts to make sure default values match pr [...] adds 7a2b704bf0c [Sema][Typo Correction] Fix another infinite loop on ambiguity adds 4d18b4a7c4f [SCEV] Add a clarifying comment around ExitLimit construction adds 96601ec28b7 ValueObject: Fix a crash related to children address type c [...] adds 197b7b24c33 [NFC][libomptarget] move remaining device specific code out [...] adds 118ceea5c36 Crt files are special cased by name when dealing with ctor [...] adds c35b358b741 AMDGPU/GlobalISel: Legalize FDIV16 adds e6c145e0548 [DAGCombiner] widen zext of popcount based on target support adds 3dd0a896b64 [X86] Add a check for SSE2 to the top of combineReductionTo [...] adds 72105b9dcd6 Fix compilation error in ObjectFileMachO::ParseSymtab adds 0877dd14e4e [Driver] Force llvm to install its handlers before lldb's adds c9c18e5a319 [AMDGPU] Disallow dpp combining for dpp instructions withou [...] adds d4303b38616 [AMDGPU] Fold AGPR reg_sequence initializers adds 074af2daf5f [llvm-objcopy][MachO] Add support for min os version load commands adds 2724d9e1296 build: remove `LLVM_CXX_STD` extension point adds 3c7c3717932 [CVP] add test for poison propagation bug (PR43802); NFC adds a4783ef58d3 [Alignment][NFC] getMemoryOpCost uses MaybeAlign adds cc0b9647b76 [LLD][ThinLTO] Handle GUID collision in import global processing adds 64c1f6602a0 Revert "Add an instruction marker field to the ExtraInfo in [...] adds a6e1de4afc5 [gicombiner] Add parse failure tests for defs/match adds 1ce552f3ef8 AMDGPU: Fix the broken dominator tree when creating waterfa [...] adds 171cf5302f4 AMDGPU/GlobalISel: Handle flat/global G_ATOMIC_CMPXCHG adds 03de2f84fc4 [ARM] Uses "Sun Style" syntax for section switching adds e8a0a0904b2 [Alignment][NFC] Convert AllocaInst to MaybeAlign adds 1a276d1e8c5 GlobalISel: Implement widenScalar for G_INSERT_VECTOR_ELT adds c7dcacf16a6 [AMDGPU] Fixed asan failure in SIFoldOperands adds a6b0219fc4a Revert "[ARM] Uses "Sun Style" syntax for section switching" adds 738af7a6241 Add the ability to pass extra args to a Python breakpoi [...] adds 0e4d4153115 Update version number in llvm python bindings adds e070cf81196 [x86] add tests for extractelement with undef index (PR42689); NFC adds a27c998c006 [BPF] fix a CO-RE issue with -mattr=+alu32 adds 7913126a08e [globalisel] Add LLVMDev 2019 talks and links for the 2017 talks adds 27887bc1e7a [globalisel] Fix typo in 'Add LLVMDev 2019 talks and links [...] adds 4c0251da149 [AMDGPU] Enable SGPR copy folding adds 73a7a55c0ec lldb/COFF: Create a separate "section" for the file header adds 27fdf8a29d1 [lit] Don't fail when printing test output with special chars adds 7c603a41e20 lldb/minidump: Refactor memory region computation code adds 8da20560ab0 [clang][DependencyScanning] 80-col. adds 10b5cd8ed52 [LLDB] Fix inline variable only used in assertion. (NFC) adds feab0334f57 [globalisel] Restructure the GlobalISel documentation adds 6c89392592c Use __builtin_strlen in constexpr StringRef ctor with MSVC adds 5a3c657f3e8 Fix after 738af7a6241c98164625b9cd1ba9f8af4e36f197 adds a88591cff46 [libFuzzer] Enable extra counters for Fuchsia. adds f3ad8ae7b73 [lit] Move sharding logic into separate function adds 4c47617627f [SDAG] fold extract_vector_elt with undef index adds dd501045cde [Clang][Bundler] Error reporting improvements adds 27e2c8faec6 Add Record::getValueAsOptionalDef(). adds baf91d02da6 [NFC] Add a tablegen node for the root of the AST node hier [...] adds 93b29d3882b Revert "[Clang][Bundler] Error reporting improvements" adds 4141bb50a87 [ORC] Avoid SymbolStringPtr copies in DynamicLibrarySearchG [...] adds edb1a1de1b7 Reland "[Clang][Bundler] Error reporting improvements" No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/SourceCode.cpp | 156 +++- clang-tools-extra/clangd/SourceCode.h | 21 + .../clangd/refactor/tweaks/ExpandAutoType.cpp | 2 +- .../clangd/unittests/SourceCodeTests.cpp | 62 ++ clang/include/clang/Basic/CommentNodes.td | 38 +- clang/include/clang/Basic/DeclNodes.td | 184 ++-- clang/include/clang/Basic/StmtNodes.td | 440 +++++----- clang/include/clang/Basic/TypeNodes.td | 114 ++- clang/include/clang/Format/Format.h | 32 +- .../DependencyScanning/DependencyScanningTool.h | 9 +- .../clang/Tooling/Inclusions/IncludeStyle.h | 9 + clang/lib/Sema/SemaExprCXX.cpp | 5 +- .../DependencyScanning/DependencyScanningTool.cpp | 8 +- .../Refactoring/Rename/USRFindingAction.cpp | 2 + .../CodeGen/arm-mve-intrinsics/scalar-shifts.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vadc.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vaddq.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vcvt.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vld24.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vldr.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vminvq.c | 4 +- clang/test/Driver/clang-offload-bundler.c | 32 +- clang/test/Sema/typo-correction-ambiguity.c | 14 + .../clang-offload-bundler/ClangOffloadBundler.cpp | 409 ++++----- clang/tools/driver/CMakeLists.txt | 4 +- clang/utils/TableGen/CMakeLists.txt | 2 +- clang/utils/TableGen/ClangASTEmitters.h | 39 + clang/utils/TableGen/ClangASTNodesEmitter.cpp | 119 +-- clang/utils/TableGen/ClangAttrEmitter.cpp | 14 +- clang/utils/TableGen/ClangTypeNodesEmitter.cpp | 24 +- clang/utils/TableGen/TableGen.cpp | 7 +- compiler-rt/lib/fuzzer/FuzzerExtraCounters.cpp | 2 +- libcxx/utils/libcxx/test/executor.py | 20 +- lld/ELF/OutputSections.cpp | 26 +- lld/test/ELF/ctors_dtors_priority.s | 18 +- lld/test/ELF/sht-group-empty.test | 1 + lldb/include/lldb/API/SBBreakpoint.h | 3 + lldb/include/lldb/API/SBBreakpointLocation.h | 7 +- lldb/include/lldb/API/SBBreakpointName.h | 7 +- lldb/include/lldb/API/SBStructuredData.h | 3 + lldb/include/lldb/Core/PropertiesBase.td | 2 + lldb/include/lldb/Core/ValueObject.h | 1 + .../Interpreter/OptionGroupPythonClassWithDict.h | 20 +- lldb/include/lldb/Interpreter/ScriptInterpreter.h | 31 +- lldb/include/lldb/Target/MemoryRegionInfo.h | 30 +- .../breakpoint_command/TestBreakpointCommand.py | 8 +- .../TestBreakpointCommandsFromPython.py | 83 +- .../breakpoint/breakpoint_command/bktptcmd.py | 18 + lldb/scripts/Python/python-wrapper.swig | 17 +- lldb/scripts/interface/SBBreakpoint.i | 8 + lldb/scripts/interface/SBBreakpointLocation.i | 11 +- lldb/scripts/interface/SBBreakpointName.i | 4 + lldb/source/API/SBBreakpoint.cpp | 34 +- lldb/source/API/SBBreakpointLocation.cpp | 31 +- lldb/source/API/SBBreakpointName.cpp | 37 +- lldb/source/Commands/CommandObjectBreakpoint.cpp | 8 +- .../Commands/CommandObjectBreakpointCommand.cpp | 48 +- lldb/source/Commands/CommandObjectThread.cpp | 12 +- lldb/source/Commands/Options.td | 7 - lldb/source/Core/ValueObject.cpp | 53 ++ lldb/source/Core/ValueObjectVariable.cpp | 45 - lldb/source/Host/netbsd/Host.cpp | 1 + .../Interpreter/OptionGroupPythonClassWithDict.cpp | 61 +- lldb/source/Interpreter/ScriptInterpreter.cpp | 12 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 7 +- .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 25 +- .../Plugins/Process/minidump/MinidumpParser.cpp | 72 +- .../Plugins/Process/minidump/MinidumpParser.h | 10 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 41 +- .../Plugins/Process/minidump/ProcessMinidump.h | 3 + .../Python/ScriptInterpreterPython.cpp | 105 ++- .../Python/ScriptInterpreterPython.h | 8 + .../Python/ScriptInterpreterPythonImpl.h | 22 +- lldb/source/Target/CMakeLists.txt | 1 + lldb/source/Target/MemoryRegionInfo.cpp | 20 + lldb/test/Shell/Minidump/memory-region.yaml | 49 ++ .../Shell/ObjectFile/PECOFF/export-dllfunc.yaml | 10 +- .../PECOFF/{subsections.yaml => sections.yaml} | 48 +- .../Shell/SymbolFile/DWARF/DW_OP_piece-struct.s | 113 +++ lldb/tools/driver/Driver.cpp | 19 + .../Process/minidump/MinidumpParserTest.cpp | 163 ++-- .../ScriptInterpreter/Python/PythonTestSuite.cpp | 3 +- lldb/utils/TableGen/LLDBPropertyDefEmitter.cpp | 15 + llvm/CMakeLists.txt | 6 +- llvm/bindings/python/llvm/common.py | 4 +- llvm/cmake/modules/AddLLVM.cmake | 4 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 30 +- llvm/docs/CMake.rst | 14 +- llvm/docs/CodeGenerator.rst | 10 +- llvm/docs/FuzzingLLVM.rst | 2 +- llvm/docs/GlobalISel.rst | 940 --------------------- llvm/docs/GlobalISel/GMIR.rst | 158 ++++ llvm/docs/GlobalISel/IRTranslator.rst | 57 ++ llvm/docs/GlobalISel/InstructionSelect.rst | 98 +++ llvm/docs/GlobalISel/Legalizer.rst | 351 ++++++++ llvm/docs/GlobalISel/Pipeline.rst | 82 ++ llvm/docs/GlobalISel/Porting.rst | 21 + llvm/docs/GlobalISel/RegBankSelect.rst | 73 ++ llvm/docs/GlobalISel/Resources.rst | 11 + llvm/docs/GlobalISel/index.rst | 94 +++ llvm/docs/Reference.rst | 6 +- llvm/include/llvm/ADT/APInt.h | 4 + llvm/include/llvm/ADT/StringRef.h | 8 +- llvm/include/llvm/Analysis/ScalarEvolution.h | 3 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 9 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 2 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 9 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 10 +- .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 2 +- llvm/include/llvm/IR/IRBuilder.h | 22 + llvm/include/llvm/IR/Instructions.h | 4 +- llvm/include/llvm/Object/ELF.h | 11 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 21 + llvm/include/llvm/Support/YAMLTraits.h | 3 +- llvm/include/llvm/TableGen/Record.h | 6 + llvm/lib/Analysis/TargetTransformInfo.cpp | 10 +- llvm/lib/AsmParser/LLParser.cpp | 3 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 25 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 5 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 33 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 12 + .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 31 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- llvm/lib/CodeGen/SjLjEHPrepare.cpp | 6 +- llvm/lib/IR/Instructions.cpp | 27 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 72 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 38 + llvm/lib/Support/APInt.cpp | 40 + llvm/lib/TableGen/Record.cpp | 15 + .../Target/AArch64/AArch64TargetTransformInfo.cpp | 8 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 2 + llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 15 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 78 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 5 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 3 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 85 +- llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 3 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 161 +++- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 7 - llvm/lib/Target/AMDGPU/SIISelLowering.h | 8 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 28 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 11 + llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 8 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 2 +- llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 15 +- .../Target/Hexagon/HexagonTargetTransformInfo.cpp | 31 +- .../Target/Hexagon/HexagonTargetTransformInfo.h | 5 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 20 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 219 +++++ llvm/lib/Target/PowerPC/PPCInstrInfo.h | 10 + llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp | 8 + llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 9 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 11 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 7 +- .../Target/SystemZ/SystemZTargetTransformInfo.cpp | 4 +- .../Target/SystemZ/SystemZTargetTransformInfo.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 4 + llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 21 +- llvm/lib/Target/X86/X86TargetTransformInfo.h | 2 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 5 +- llvm/lib/Transforms/Scalar/SROA.cpp | 21 +- llvm/lib/Transforms/Utils/FunctionImportUtils.cpp | 16 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 10 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 14 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 6 +- .../inst-select-amdgpu-atomic-cmpxchg-flat.mir | 374 ++++++++ .../legalize-atomic-cmpxchg-with-success.mir | 21 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 96 ++- ...lize-fast-unsafe-fdiv.mir => legalize-fdiv.mir} | 468 +++++++--- .../GlobalISel/legalize-insert-vector-elt.mir | 48 ++ llvm/test/CodeGen/AMDGPU/dpp_combine.mir | 16 + llvm/test/CodeGen/AMDGPU/fold-sgpr-copy.mir | 48 ++ .../CodeGen/AMDGPU/indirect-addressing-si-noopt.ll | 4 - llvm/test/CodeGen/AMDGPU/mfma-loop.ll | 368 +++++++- llvm/test/CodeGen/AMDGPU/split-arg-dbg-value.ll | 3 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 48 ++ llvm/test/CodeGen/BPF/CORE/field-reloc-alu32.ll | 73 ++ llvm/test/CodeGen/BPF/CORE/intrinsic-array.ll | 1 + .../BPF/CORE/intrinsic-fieldinfo-byte-size-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-byte-size-2.ll | 12 +- .../BPF/CORE/intrinsic-fieldinfo-byte-size-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-existence-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-existence-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-existence-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-lshift-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-lshift-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-2.ll | 12 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-3.ll | 9 +- llvm/test/CodeGen/BPF/CORE/intrinsic-struct.ll | 1 + llvm/test/CodeGen/BPF/CORE/intrinsic-union.ll | 1 + .../CodeGen/BPF/CORE/offset-reloc-access-str.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-basic.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-array-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-array-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-3.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-union-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-union-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-end-load.ll | 6 +- llvm/test/CodeGen/BPF/CORE/offset-reloc-end-ret.ll | 3 +- .../CodeGen/BPF/CORE/offset-reloc-fieldinfo-1.ll | 1 + .../CodeGen/BPF/CORE/offset-reloc-fieldinfo-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-1.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-3.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-ignore.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-middle-chain.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multi-array-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multi-array-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multilevel.ll | 6 +- .../CodeGen/BPF/CORE/offset-reloc-pointer-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-pointer-2.ll | 2 + .../BPF/CORE/offset-reloc-struct-anonymous.ll | 8 +- .../CodeGen/BPF/CORE/offset-reloc-struct-array.ll | 6 +- .../CodeGen/BPF/CORE/offset-reloc-typedef-array.ll | 2 + .../BPF/CORE/offset-reloc-typedef-struct.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-typedef-union.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-typedef.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-union.ll | 6 +- .../GlobalISel/instruction-select/fsqrt_vec.mir | 60 ++ .../Mips/GlobalISel/legalizer/fsqrt_vec.mir | 56 ++ .../GlobalISel/legalizer/fsqrt_vec_builtin.mir | 60 ++ .../CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec.ll | 34 + .../Mips/GlobalISel/llvm-ir/fsqrt_vec_builtin.ll | 35 + .../Mips/GlobalISel/regbankselect/fsqrt_vec.mir | 58 ++ .../CodeGen/PowerPC/fold-frame-offset-using-rr.mir | 52 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 55 +- llvm/test/CodeGen/RISCV/fp16-promote.ll | 142 ++++ llvm/test/CodeGen/WebAssembly/simd.ll | 32 +- llvm/test/CodeGen/X86/extractelement-index.ll | 24 + llvm/test/Object/invalid.test | 2 +- .../TableGen/GICombinerEmitter/defs-invalid.td | 42 + .../TableGen/GICombinerEmitter/match-invalid.td | 71 ++ llvm/test/ThinLTO/X86/Inputs/guid_collision.ll | 12 + llvm/test/ThinLTO/X86/guid_collision.ll | 17 + .../CorrelatedValuePropagation/phi-common-val.ll | 27 + .../llvm-objcopy/ELF/set-section-alignment.test | 1 + .../MachO/Inputs/min_iphoneos_version_lc.yaml | 15 + .../MachO/Inputs/min_macos_version_lc.yaml | 15 + .../MachO/Inputs/min_tvos_version_lc.yaml | 15 + .../MachO/Inputs/min_watchos_version_lc.yaml | 15 + .../MachO/min-version-load-commands.test | 20 + .../test/tools/llvm-readobj/elf-section-types.test | 1 + llvm/test/tools/llvm-readobj/gnu-notes.test | 12 +- llvm/test/tools/llvm-size/elf-sysv.test | 1 + .../test/tools/obj2yaml/elf-ppc64-relocations.yaml | 92 -- llvm/test/tools/obj2yaml/elf-sht-symtab-shndx.yaml | 3 +- llvm/test/tools/obj2yaml/no-symbol-reloc.test | 2 - .../obj2yaml/relocation-unsupported-machine.yaml | 2 - .../tools/yaml2obj/implicit-sections-types.test | 1 + llvm/tools/bugpoint/CMakeLists.txt | 2 +- llvm/tools/llc/CMakeLists.txt | 2 +- .../llvm-objcopy/MachO/MachOLayoutBuilder.cpp | 3 + llvm/tools/obj2yaml/elf2yaml.cpp | 70 +- llvm/tools/opt/CMakeLists.txt | 2 +- llvm/unittests/ADT/APIntTest.cpp | 35 + llvm/unittests/IR/IRBuilderTest.cpp | 9 + llvm/utils/TableGen/GICombinerEmitter.cpp | 3 + llvm/utils/git-svn/git-llvm | 17 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 22 +- llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Driver/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 11 +- llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 2 + .../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Support/BUILD.gn | 1 - llvm/utils/lit/lit/cl_arguments.py | 3 + llvm/utils/lit/lit/display.py | 15 +- llvm/utils/lit/lit/main.py | 51 +- llvm/utils/lit/lit/run.py | 3 + llvm/utils/lit/lit/util.py | 2 + .../tests/Inputs/shtest-shell/stdout-encoding.txt | 7 + llvm/utils/lit/tests/max-failures.py | 2 +- llvm/utils/lit/tests/shtest-shell.py | 14 +- .../deviceRTLs/nvptx/src/omptarget-nvptx.h | 22 +- .../deviceRTLs/nvptx/src/target_impl.h | 15 + openmp/runtime/src/kmp_taskdeps.cpp | 8 +- 288 files changed, 6594 insertions(+), 2961 deletions(-) create mode 100644 clang/test/Sema/typo-correction-ambiguity.c create mode 100644 clang/utils/TableGen/ClangASTEmitters.h create mode 100644 lldb/source/Target/MemoryRegionInfo.cpp create mode 100644 lldb/test/Shell/Minidump/memory-region.yaml rename lldb/test/Shell/ObjectFile/PECOFF/{subsections.yaml => sections.yaml} (65%) create mode 100644 lldb/test/Shell/SymbolFile/DWARF/DW_OP_piece-struct.s delete mode 100644 llvm/docs/GlobalISel.rst create mode 100644 llvm/docs/GlobalISel/GMIR.rst create mode 100644 llvm/docs/GlobalISel/IRTranslator.rst create mode 100644 llvm/docs/GlobalISel/InstructionSelect.rst create mode 100644 llvm/docs/GlobalISel/Legalizer.rst create mode 100644 llvm/docs/GlobalISel/Pipeline.rst create mode 100644 llvm/docs/GlobalISel/Porting.rst create mode 100644 llvm/docs/GlobalISel/RegBankSelect.rst create mode 100644 llvm/docs/GlobalISel/Resources.rst create mode 100644 llvm/docs/GlobalISel/index.rst create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgpu-atomic-c [...] rename llvm/test/CodeGen/AMDGPU/GlobalISel/{legalize-fast-unsafe-fdiv.mir => legal [...] create mode 100644 llvm/test/CodeGen/AMDGPU/fold-sgpr-copy.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vgpr-descriptor-waterfall-loop-idom-update.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/field-reloc-alu32.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt_vec_builtin.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec_builtin.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/RISCV/fp16-promote.ll create mode 100644 llvm/test/TableGen/GICombinerEmitter/defs-invalid.td create mode 100644 llvm/test/TableGen/GICombinerEmitter/match-invalid.td create mode 100644 llvm/test/ThinLTO/X86/Inputs/guid_collision.ll create mode 100644 llvm/test/ThinLTO/X86/guid_collision.ll create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_iphoneos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_macos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_tvos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_watchos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/min-version-load-commands.test create mode 100644 llvm/utils/lit/tests/Inputs/shtest-shell/stdout-encoding.txt -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-defconfig updated (a7ba3ee3 -> 6d9fcccc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-defconfig in repository toolchain/ci/base-artifacts. discards a7ba3ee3 0: update: llvm-linux: boot new 6d9fcccc 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a7ba3ee3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 30 +- 02-build_llvm/console.log | 13184 +++++++++++++++++---------------- 03-build_linux/console.log | 1772 ++--- 04-boot_linux/console.log | 406 +- 06-update_baseline/console.log | 25 + console.log | 15417 ++++++++++++++++++++------------------- jenkins/manifest.sh | 10 +- 7 files changed, 15445 insertions(+), 15399 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig updated (30fe183248 -> 1cc3da765d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig in repository toolchain/ci/binutils-gdb. from 30fe183248 PR4499, assign file positions assumes segment offsets increasing adds 158da0d12a [gdb/testsuite] Use -wrap and $gdb_test_name in gdb_test_mul [...] adds 37a5888387 PR25125, relaxation chooses wrong branch size adds 52c64cf72d gdbserver does not need xstrdup adds 93878f4717 Allow out-of-order reads of CIEs adds 27cee81d06 Fix potential undefined behaviour in the RX disassembler. adds 5c49f2cd78 Improve objcopy's note mergeing capabilities. adds 5396ae1717 Don't make an extra copy + allocation of the demangled name adds 92174eeae8 Revert unintentional change in symtab.c adds 1834d45f0f Fix find_charset_names. adds 256878f318 elfedit.c: Replace BYTE_PUT with byte_put adds 760ddef46d elfedit: Report unknown x86 feature adds 25294a18fd Automatic date update in version.in adds 1cc3da765d sort_gnu_build_notes fix No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 51 ++ binutils/elfedit.c | 7 +- binutils/objcopy.c | 761 +++++++++++++++----------- binutils/testsuite/binutils-all/note-2-32.d | 15 +- binutils/testsuite/binutils-all/note-2-32.s | 76 +-- binutils/testsuite/binutils-all/note-2-64.d | 15 +- binutils/testsuite/binutils-all/note-2-64.s | 78 ++- binutils/testsuite/binutils-all/note-3-32.d | 10 +- binutils/testsuite/binutils-all/note-3-32.s | 15 +- binutils/testsuite/binutils-all/note-3-64.d | 10 +- binutils/testsuite/binutils-all/note-3-64.s | 14 +- binutils/testsuite/binutils-all/note-4-32.d | 8 +- binutils/testsuite/binutils-all/note-4-32.s | 14 +- binutils/testsuite/binutils-all/note-4-64.d | 10 +- binutils/testsuite/binutils-all/note-4-64.s | 14 +- binutils/testsuite/binutils-all/note-6-32.d | 20 + binutils/testsuite/binutils-all/note-6-32.s | 145 +++++ binutils/testsuite/binutils-all/note-6-64.d | 20 + binutils/testsuite/binutils-all/note-6-64.s | 145 +++++ binutils/testsuite/binutils-all/objcopy.exp | 2 + gas/ChangeLog | 9 + gas/write.c | 8 +- gdb/ChangeLog | 20 + gdb/charset.c | 7 +- gdb/dwarf2-frame.c | 92 +--- gdb/gdbserver/ChangeLog | 4 + gdb/gdbserver/utils.c | 12 - gdb/symtab.c | 36 +- gdb/testsuite/ChangeLog | 10 + gdb/testsuite/gdb.reverse/sigall-precsave.exp | 14 +- gdb/testsuite/gdb.reverse/sigall-reverse.exp | 22 +- gdb/testsuite/gdb.reverse/solib-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/solib-reverse.exp | 13 +- gdb/testsuite/gdb.reverse/until-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/until-reverse.exp | 13 +- opcodes/ChangeLog | 5 + opcodes/rx-dis.c | 2 +- 38 files changed, 1126 insertions(+), 599 deletions(-) create mode 100644 binutils/testsuite/binutils-all/note-6-32.d create mode 100644 binutils/testsuite/binutils-all/note-6-32.s create mode 100644 binutils/testsuite/binutils-all/note-6-64.d create mode 100644 binutils/testsuite/binutils-all/note-6-64.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig updated (e80a8348 -> 7169a498)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allyesconfig in repository toolchain/ci/base-artifacts. discards e80a8348 0: update: binutils-gcc-linux: all new 7169a498 0: update: binutils-1cc3da765d24068ef9046c19c9d23b1e69e30f6e: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e80a8348) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 197 +- 02-prepare_abe/console.log | 286 +- 03-build_abe-binutils/console.log | 11433 ++++++------ 04-build_abe-stage1/console.log | 19939 +++++++++++---------- 05-build_linux/console.log | 2099 ++- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 8 +- 08-update_baseline/console.log | 8 +- console.log | 33972 ++++++++++++++++++------------------ jenkins/manifest.sh | 14 +- 10 files changed, 33452 insertions(+), 34506 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (39a38bcba4ab -> 1c4e395cf7de)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/linux. from 39a38bcba4ab Merge tag 'devicetree-fixes-for-5.4-2' of git://git.kernel [...] adds feb40824d78e mmc: sdhci-omap: Fix Tuning procedure for temperatures < -20C adds c07d0073b9ec mmc: cqhci: Commit descriptors before setting the doorbell adds 2bb9f7566ba7 mmc: mxs: fix flags passed to dmaengine_prep_slave_sg adds f64928480f7e Merge tag 'mmc-v5.4-rc4' of git://git.kernel.org/pub/scm/l [...] adds b88639b8e380 drm/komeda: Don't flush inactive pipes adds 8ae501e295cc drm/komeda: Fix typos in komeda_splitter_validate adds 20975806eb6f Merge tag 'drm-misc-fixes-2019-10-23' of git://anongit.fre [...] adds ce584a8e2885 drm/amdgpu/uvd6: fix allocation size in enc ring test (v2) adds 5d230bc91f6c drm/amdgpu/uvd7: fix allocation size in enc ring test (v2) adds c81fffc2c945 drm/amdgpu/vcn: fix allocation size in enc ring test adds 209620b42294 drm/amdgpu: user pages array memory leak fix adds 3122051edc7c drm/amdgpu: fix potential VM faults adds de51a5019ff3 drm/amdgpu: fix error handling in amdgpu_bo_list_create adds ee027828c40f drm/amdgpu/vce: fix allocation size in enc ring test adds 2a3608409f46 Merge tag 'drm-fixes-5.4-2019-10-23' of git://people.freed [...] adds 8caacaad78b6 Merge tag 'drm-fixes-2019-10-25' of git://anongit.freedesk [...] adds 41cd02c6f7f6 kvm: x86: Expose RDPID in KVM_GET_SUPPORTED_CPUID adds 9de25d182b80 selftests: kvm: synchronize .gitignore to Makefile adds 44551b2f693d KVM: Don't shrink/grow vCPU halt_poll_ns if host side poll [...] adds 700c17d9cec8 selftests: kvm: vmx_set_nested_state_test: don't check for [...] adds 9143613ef0ba selftests: kvm: consolidate VMX support checks adds 11eada4718a3 selftests: kvm: vmx_dirty_log_test: skip the test when VMX [...] adds ef4059809890 selftests: kvm: fix sync_regs_test with newer gccs adds 1a8211c7d871 KVM: VMX: Remove specialized handling of unexpected exit-reasons adds b4fdcf6056d9 KVM: x86: fix bugon.cocci warnings adds 49dedf0dd0da kvm: clear kvmclock MSR on reset adds f4e23cf94774 KVM: arm64: pmu: Fix cycle counter truncation adds 6f1637145347 arm64: KVM: Handle PMCR_EL0.LC as RES1 on pure AArch64 systems adds 725ce66979fb KVM: arm64: pmu: Set the CHAINED attribute before creating [...] adds 8c3252c06516 KVM: arm64: pmu: Reset sample period on overflow handling adds 9800c24e2fea Merge tag 'kvmarm-fixes-5.4-2' of git://git.kernel.org/pub [...] adds 12ade69c1eb9 KVM: PPC: Book3S HV: XIVE: Ensure VP isn't already in use adds 20baa8e515a5 Merge tag 'kvm-ppc-fixes-5.4-1' of git://git.kernel.org/pu [...] adds 5c94ac5d0f9e KVM: SVM: Fix potential wrong physical id in avic_handle_l [...] adds 671ddc700fd0 KVM: nVMX: Don't leak L1 MMIO regions to L2 adds 8c123380b30f Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt [...] adds 187c195ac57f arm64: dts: armada-3720-turris-mox: convert usb-phy to phy-supply adds dd163ca3fb49 Merge tag 'mvebu-fixes-5.4-1' of git://git.infradead.org/l [...] adds 965f6603e333 arm64: dts: Fix gpio to pinmux mapping adds 7089f574a9ef Merge tag 'arm-soc/for-5.4/devicetree-arm64-fixes' of http [...] adds 96d49bbfe6c1 ARM: omap2plus_defconfig: Fix selected panels after generi [...] adds 1913c7f3fc25 Merge tag 'fix-missing-panels' into fixes adds 6b512b0ee091 ARM: dts: logicpd-torpedo-som: Remove twl_keypad adds 734a9b21bb06 ARM: dts: omap5: fix gpu_cm clock provider name adds 647c8977e111 ARM: dts: am3874-iceboard: Fix 'i2c-mux-idle-disconnect' usage adds 087a2b7ec973 ARM: dts: Use level interrupt for omap4 & 5 wlcore adds 17a9e5bbbfe5 Merge tag 'wlcore-fix' into fixes adds 279296ed2039 Merge tag 'omap-for-v5.4/fixes-rc3-signed' of git://git.ke [...] adds 30ca9b04747e soc: imx: imx-scu: Getting UID from SCU should have response adds 21094ba5c1f4 arm64: dts: zii-ultra: fix ARM regulator states adds 07159f67c771 arm64: dts: lx2160a: Correct CPU core idle state name adds 52f4d4043d1e ARM: dts: imx6q-logicpd: Re-Enable SNVS power key adds 71936a6d18c3 ARM: dts: vf610-zii-scu4-aib: Specify 'i2c-mux-idle-disconnect' adds 252b9e21bcf4 ARM: dts: imx7s: Correct GPT's ipg clock source adds b0759297f2c8 arm64: dts: imx8mq: Use correct clock for usdhc's ipg clk adds a6a40d5688f2 arm64: dts: imx8mm: Use correct clock for usdhc's ipg clk adds ea65aba85e81 arm64: dts: imx8mn: Use correct clock for usdhc's ipg clk adds 95993238b29b ARM: imx_v6_v7_defconfig: Enable CONFIG_DRM_MSM adds 330a5a4624a0 Merge tag 'imx-fixes-5.4' of git://git.kernel.org/pub/scm/ [...] adds deea9f5fc320 arm64: dts: rockchip: fix Rockpro64 RK808 interrupt line adds cb11a90e33c0 dt-bindings: arm: rockchip: fix Theobroma-System board bindings adds 0990c5e75730 arm64: dts: rockchip: fix RockPro64 vdd-log regulator settings adds 2558b3b1b11a arm64: dts: rockchip: fix RockPro64 sdhci settings adds 5234c1453115 arm64: dts: rockchip: fix RockPro64 sdmmc settings adds 389206e806d8 arm64: dts: rockchip: Fix usb-c on Hugsun X99 TV Box adds a9082575f8d0 arm64: dts: rockchip: Fix override mode for rk3399-kevin panel adds a7c5181e27eb Merge tag 'v5.4-rockchip-dtsfixes1' of git://git.kernel.or [...] adds 564b6bb9d42d ARM: davinci: dm365: Fix McBSP dma_slave_map entry adds 7b21483ccbef ARM: davinci_all_defconfig: enable GPIO backlight adds ba3770416de4 Merge tag 'davinci-fixes-for-v5.4' of git://git.kernel.org [...] adds 9786340acaa3 ARM: dts: bcm2835-rpi-zero-w: Fix bus-width of sdhci adds 6813a9ce1f99 Merge tag 'arm-soc/for-5.4/devicetree-fixes' of https://gi [...] adds 626c45d223e2 ARM: dts: bcm2837-rpi-cm3: Avoid leds-gpio probing issue adds cc3fafdaf5cb Merge tag 'arm-soc/for-5.4/devicetree-fixes-part2' of http [...] adds 2511366797fa arm64: dts: allwinner: a64: pine64-plus: Add PHY regulator delay adds ed3e9406bcbc arm64: dts: allwinner: a64: Drop PMU node adds ccdf3aaa27de arm64: dts: allwinner: a64: sopine-baseboard: Add PHY regu [...] adds e1056f9bbf0d media: dt-bindings: Fix building error for dt_binding_check adds 90b32268e15c dt-bindings: media: sun4i-csi: Drop the module clock adds cf03c691eb95 ARM: dts: sun7i: Drop the module clock from the device tree adds 21397ae00f6b Merge tag 'sunxi-fixes-for-5.4-1' of https://git.kernel.or [...] adds 19feeee5c5af ARM: OMAP2+: Plug in device_enable/idle ops for IOMMUs adds 0af3e1a491dd ARM: OMAP2+: Add pdata for OMAP3 ISP IOMMU adds c7d8669f46ba bus: ti-sysc: Fix watchdog quirk handling adds 6aed5a0e0f56 Merge branch 'watchdog-fix' into fixes adds f82bc1354077 Merge tag 'omap-for-v5.4/fixes-rc4-signed' of git://git.ke [...] adds d4267a57d384 MAINTAINERS: Update the Spreadtrum SoC maintainer adds f1e5aa6c13fe MAINTAINERS: Add BCM2711 to BCM2835 ARCH adds a91f757bda1a mailmap: Add Simon Arlott (replacement for expired email address) adds aa76f25e3789 Merge tag 'tags/bcm2835-maintainers-next-2019-10-15' into [...] adds 0d660ffbca1a MAINTAINERS: Remove Gregory and Brian for ARCH_BRCMSTB adds 116c05bfa17f Merge tag 'arm-soc/for-5.5/maintainers' of https://github. [...] adds 86ec2e1739aa ARM: dts: stm32: relax qspi pins slew-rate for stm32mp157 adds 63cbb3b364c0 Merge tag 'armsoc-fixes' of git://git.kernel.org/pub/scm/l [...] adds a2b111843894 modpost: delegate updating namespaces to separate function adds 9ae5bd184756 modpost: make updating the symbol namespace explicit adds 69923208431e symbol namespaces: revert to previous __ksymtab name scheme adds 09684950050b scripts/nsdeps: use alternative sed delimiter adds 9e2dd2ca85d2 Merge tag 'modules-for-v5.4-rc5' of git://git.kernel.org/p [...] adds b1a402e75a5f Input: st1232 - fix reporting multitouch coordinates adds b4b61b224d12 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds 35a79a635179 scsi: qla2xxx: fix a potential NULL pointer dereference adds b6ce6fb121a6 scsi: scsi_dh_alua: handle RTPG sense code correctly durin [...] adds 0ee6211408a8 scsi: sni_53c710: fix compilation error adds 8cbf0c173aa0 scsi: fix kconfig dependency warning related to 53C700_LE_ON_BE adds 6a0990eaa768 scsi: ch: Make it possible to open a ch device multiple ti [...] adds 27e84243cb63 scsi: target: core: Do not overwrite CDB byte 1 adds 134993456c28 scsi: hpsa: add missing hunks in reset-patch adds 77c301287eba scsi: core: try to get module before removing device adds 1052b41b25cb scsi: lpfc: remove left-over BUILD_NVME defines adds 1c4e395cf7de Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] No new revisions were added by this update. Summary of changes: .mailmap | 1 + .../devicetree/bindings/arm/rockchip.yaml | 4 +- .../bindings/media/allwinner,sun4i-a10-csi.yaml | 9 +-- MAINTAINERS | 9 +-- arch/arm/boot/dts/am3874-iceboard.dts | 9 +-- arch/arm/boot/dts/bcm2835-rpi-zero-w.dts | 1 + arch/arm/boot/dts/bcm2837-rpi-cm3.dtsi | 8 +++ arch/arm/boot/dts/imx6-logicpd-som.dtsi | 4 ++ arch/arm/boot/dts/imx7s.dtsi | 8 +-- arch/arm/boot/dts/logicpd-torpedo-som.dtsi | 4 ++ arch/arm/boot/dts/omap4-droid4-xt894.dts | 2 +- arch/arm/boot/dts/omap4-panda-common.dtsi | 2 +- arch/arm/boot/dts/omap4-sdp.dts | 2 +- arch/arm/boot/dts/omap4-var-som-om44-wlan.dtsi | 2 +- arch/arm/boot/dts/omap5-board-common.dtsi | 2 +- arch/arm/boot/dts/omap54xx-clocks.dtsi | 2 +- arch/arm/boot/dts/stm32mp157-pinctrl.dtsi | 8 +-- arch/arm/boot/dts/sun7i-a20.dtsi | 5 +- arch/arm/boot/dts/vf610-zii-scu4-aib.dts | 2 + arch/arm/configs/davinci_all_defconfig | 1 + arch/arm/configs/imx_v6_v7_defconfig | 1 + arch/arm/configs/omap2plus_defconfig | 12 ++-- arch/arm/mach-davinci/dm365.c | 4 +- arch/arm/mach-omap2/pdata-quirks.c | 11 ++++ .../boot/dts/allwinner/sun50i-a64-pine64-plus.dts | 9 +++ .../dts/allwinner/sun50i-a64-sopine-baseboard.dts | 6 ++ arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 9 --- .../dts/broadcom/stingray/stingray-pinctrl.dtsi | 5 +- .../arm64/boot/dts/broadcom/stingray/stingray.dtsi | 3 +- arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 36 ++++++------ arch/arm64/boot/dts/freescale/imx8mm.dtsi | 6 +- arch/arm64/boot/dts/freescale/imx8mn.dtsi | 6 +- .../arm64/boot/dts/freescale/imx8mq-zii-ultra.dtsi | 4 +- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 4 +- .../boot/dts/marvell/armada-3720-turris-mox.dts | 13 +++-- arch/arm64/boot/dts/rockchip/rk3399-gru-kevin.dts | 2 +- arch/arm64/boot/dts/rockchip/rk3399-hugsun-x99.dts | 4 +- arch/arm64/boot/dts/rockchip/rk3399-rockpro64.dts | 12 ++-- arch/arm64/kvm/sys_regs.c | 4 ++ arch/powerpc/kvm/book3s_xive.c | 24 +++++--- arch/powerpc/kvm/book3s_xive.h | 12 ++++ arch/powerpc/kvm/book3s_xive_native.c | 6 +- arch/x86/include/asm/kvm_host.h | 2 +- arch/x86/kvm/cpuid.c | 2 +- arch/x86/kvm/lapic.c | 5 -- arch/x86/kvm/lapic.h | 5 ++ arch/x86/kvm/svm.c | 6 +- arch/x86/kvm/vmx/nested.c | 64 ++++++++++++---------- arch/x86/kvm/vmx/nested.h | 13 ++++- arch/x86/kvm/vmx/vmx.c | 12 ---- arch/x86/kvm/x86.c | 19 ++++--- drivers/bus/ti-sysc.c | 18 ++++-- drivers/gpu/drm/amd/amdgpu/amdgpu_bo_list.c | 7 ++- drivers/gpu/drm/amd/amdgpu/amdgpu_cs.c | 8 +-- drivers/gpu/drm/amd/amdgpu/amdgpu_object.c | 3 +- drivers/gpu/drm/amd/amdgpu/amdgpu_vce.c | 20 +++++-- drivers/gpu/drm/amd/amdgpu/amdgpu_vce.h | 1 + drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 35 ++++++++---- drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c | 31 +++++++---- drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c | 33 +++++++---- drivers/gpu/drm/arm/display/komeda/komeda_kms.c | 3 +- .../drm/arm/display/komeda/komeda_pipeline_state.c | 4 +- drivers/input/touchscreen/st1232.c | 6 +- drivers/mmc/host/cqhci.c | 3 +- drivers/mmc/host/mxs-mmc.c | 7 ++- drivers/mmc/host/sdhci-omap.c | 2 +- drivers/scsi/Kconfig | 2 +- drivers/scsi/ch.c | 1 - drivers/scsi/device_handler/scsi_dh_alua.c | 21 +++++-- drivers/scsi/hpsa.c | 4 ++ drivers/scsi/lpfc/lpfc_init.c | 2 - drivers/scsi/lpfc/lpfc_scsi.c | 2 - drivers/scsi/qla2xxx/qla_os.c | 4 ++ drivers/scsi/scsi_sysfs.c | 11 +++- drivers/scsi/sni_53c710.c | 4 +- drivers/soc/imx/soc-imx-scu.c | 2 +- drivers/target/target_core_device.c | 21 ------- include/linux/export.h | 14 ++--- scripts/mod/modpost.c | 59 +++++++++++++------- scripts/mod/modpost.h | 1 + scripts/nsdeps | 2 +- tools/testing/selftests/kvm/.gitignore | 2 + tools/testing/selftests/kvm/include/x86_64/vmx.h | 2 + tools/testing/selftests/kvm/lib/x86_64/vmx.c | 10 ++++ .../testing/selftests/kvm/x86_64/sync_regs_test.c | 21 +++---- .../kvm/x86_64/vmx_close_while_nested_test.c | 6 +- .../selftests/kvm/x86_64/vmx_dirty_log_test.c | 2 + .../kvm/x86_64/vmx_set_nested_state_test.c | 13 +---- .../selftests/kvm/x86_64/vmx_tsc_adjust_test.c | 6 +- virt/kvm/arm/pmu.c | 48 +++++++++++----- virt/kvm/kvm_main.c | 29 +++++----- 91 files changed, 521 insertions(+), 355 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (45787e56829 -> edb1a1de1b7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/llvm-project. from 45787e56829 Fix compilation warning. NFC. adds 13d8d19d518 gn build: (manually) merge 08074cc9 adds 9c0f66746ca gn build: Merge bb6a27fc257 adds 72d7908afc7 gn build: Merge d0bd3fc88be adds 918b88ab150 gn build: Merge ffa214ef228 adds b96e30c2172 git-llvm: Push to master branch by default adds efcdedd2e72 git-llvm: Drop dependency on github module adds 8c99a549dec [LiveDebugValues] Small code clean up; NFC adds a6712889f5f [lldb] [Host/netbsd] Set Arg0 for 'platform process list -v' adds 822059147bf [PowerPC] [Peephole] fold frame offset by using index form [...] adds 24ef631f433 Fix file-ordering nit in D67161. adds 77b3c794e34 [docs] Update Mips feature table in CodeGenerator.rst adds 2a3dc6b74f4 Fix a variable typo in LiveDebugValues [NFC] adds 53c164e2216 [llvm/Object] - Fix the error message reported for a broken [...] adds 9acaf542771 [obj2yaml] - Better dumping for relocations without symbols [...] adds 74d39a42f10 [clangd] DefineInline action availability checks adds dfd6374c784 [clangd] DefineInline action apply logic with fully qualifi [...] adds d581f68519d gn build: Merge 74d39a42f10 adds d62e3ed3f4b [clangd] Implement GetEligiblePoints adds 8aa84ad37db [clangd] Store Index in Tweak::Selection adds de3cef1d5d3 [yaml2obj, obj2yaml] - Add support for SHT_NOTE sections. adds e3105e71f3a [LLD][ELF] - Update test case after yaml2obj change. adds 11ce19d2119 [clang] Switch arm-mve-intrinsics tests to use %clang_cc1. adds ce1e249a688 Fix compilation error in clangd/refactor/tweaks/ExpandAutoType.cpp adds 3d9632a997f [clang-rename] NFC, make getCanonicalSymbolDeclaration robu [...] adds 417dd678250 [MIPS GlobalISel] Select MSA vector generic and builtin fsqrt adds 43e931cb5fc [clangd][NFC] Get rid of raw string literals in macros to m [...] adds 1baa50396d9 [RISCV] Add support for half-precision floats adds be29d928548 OpenMP Tasks dependencies hash re-sizing fixed. adds 11c2a85db88 [NFC] Rename LLVM_NO_DEAD_STRIP adds 6df7ef0d8ba [clang-format] [NFC] update the documentation in Format.h t [...] adds 59a51d84b3a [CodeGen][SelectionDAG] Fix tiny bug in ExpandIntRes_UADDSUBO adds b2c184458e9 [APInt] Add saturating multiply ops adds 1cc8e1e1d7d [APInt] Add saturating left-shift ops adds b82fa80e807 [SLP] adjust code comment; NFC adds 7ad3636c30a [AMDGPU] Remove update_llc_test_checks for a test adds abd89c243a4 build: reindent text (NFC) adds b85b4e5a6f8 Add an instruction marker field to the ExtraInfo in MachineInstrs. adds 8e567b0730f [clangd] Revert define-inline action changes to un-break wi [...] adds b74d7e5cccb [PowerPC] add test for popcnt with any_extend; NFC adds fd667b860e9 [libcxx] [test] Run `chmod +x` on executables when testing via SSH adds a153233caf6 gn build: Merge 8e567b0730f adds de79836312e [FPEnv] Teach the IRBuilder about correct use of the strict [...] adds 5934cd11ea3 [TableGen] Add asserts to make sure default values match pr [...] adds 7a2b704bf0c [Sema][Typo Correction] Fix another infinite loop on ambiguity adds 4d18b4a7c4f [SCEV] Add a clarifying comment around ExitLimit construction adds 96601ec28b7 ValueObject: Fix a crash related to children address type c [...] adds 197b7b24c33 [NFC][libomptarget] move remaining device specific code out [...] adds 118ceea5c36 Crt files are special cased by name when dealing with ctor [...] adds c35b358b741 AMDGPU/GlobalISel: Legalize FDIV16 adds e6c145e0548 [DAGCombiner] widen zext of popcount based on target support adds 3dd0a896b64 [X86] Add a check for SSE2 to the top of combineReductionTo [...] adds 72105b9dcd6 Fix compilation error in ObjectFileMachO::ParseSymtab adds 0877dd14e4e [Driver] Force llvm to install its handlers before lldb's adds c9c18e5a319 [AMDGPU] Disallow dpp combining for dpp instructions withou [...] adds d4303b38616 [AMDGPU] Fold AGPR reg_sequence initializers adds 074af2daf5f [llvm-objcopy][MachO] Add support for min os version load commands adds 2724d9e1296 build: remove `LLVM_CXX_STD` extension point adds 3c7c3717932 [CVP] add test for poison propagation bug (PR43802); NFC adds a4783ef58d3 [Alignment][NFC] getMemoryOpCost uses MaybeAlign adds cc0b9647b76 [LLD][ThinLTO] Handle GUID collision in import global processing adds 64c1f6602a0 Revert "Add an instruction marker field to the ExtraInfo in [...] adds a6e1de4afc5 [gicombiner] Add parse failure tests for defs/match adds 1ce552f3ef8 AMDGPU: Fix the broken dominator tree when creating waterfa [...] adds 171cf5302f4 AMDGPU/GlobalISel: Handle flat/global G_ATOMIC_CMPXCHG adds 03de2f84fc4 [ARM] Uses "Sun Style" syntax for section switching adds e8a0a0904b2 [Alignment][NFC] Convert AllocaInst to MaybeAlign adds 1a276d1e8c5 GlobalISel: Implement widenScalar for G_INSERT_VECTOR_ELT adds c7dcacf16a6 [AMDGPU] Fixed asan failure in SIFoldOperands adds a6b0219fc4a Revert "[ARM] Uses "Sun Style" syntax for section switching" adds 738af7a6241 Add the ability to pass extra args to a Python breakpoi [...] adds 0e4d4153115 Update version number in llvm python bindings adds e070cf81196 [x86] add tests for extractelement with undef index (PR42689); NFC adds a27c998c006 [BPF] fix a CO-RE issue with -mattr=+alu32 adds 7913126a08e [globalisel] Add LLVMDev 2019 talks and links for the 2017 talks adds 27887bc1e7a [globalisel] Fix typo in 'Add LLVMDev 2019 talks and links [...] adds 4c0251da149 [AMDGPU] Enable SGPR copy folding adds 73a7a55c0ec lldb/COFF: Create a separate "section" for the file header adds 27fdf8a29d1 [lit] Don't fail when printing test output with special chars adds 7c603a41e20 lldb/minidump: Refactor memory region computation code adds 8da20560ab0 [clang][DependencyScanning] 80-col. adds 10b5cd8ed52 [LLDB] Fix inline variable only used in assertion. (NFC) adds feab0334f57 [globalisel] Restructure the GlobalISel documentation adds 6c89392592c Use __builtin_strlen in constexpr StringRef ctor with MSVC adds 5a3c657f3e8 Fix after 738af7a6241c98164625b9cd1ba9f8af4e36f197 adds a88591cff46 [libFuzzer] Enable extra counters for Fuchsia. adds f3ad8ae7b73 [lit] Move sharding logic into separate function adds 4c47617627f [SDAG] fold extract_vector_elt with undef index adds dd501045cde [Clang][Bundler] Error reporting improvements adds 27e2c8faec6 Add Record::getValueAsOptionalDef(). adds baf91d02da6 [NFC] Add a tablegen node for the root of the AST node hier [...] adds 93b29d3882b Revert "[Clang][Bundler] Error reporting improvements" adds 4141bb50a87 [ORC] Avoid SymbolStringPtr copies in DynamicLibrarySearchG [...] adds edb1a1de1b7 Reland "[Clang][Bundler] Error reporting improvements" No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/SourceCode.cpp | 156 +++- clang-tools-extra/clangd/SourceCode.h | 21 + .../clangd/refactor/tweaks/ExpandAutoType.cpp | 2 +- .../clangd/unittests/SourceCodeTests.cpp | 62 ++ clang/include/clang/Basic/CommentNodes.td | 38 +- clang/include/clang/Basic/DeclNodes.td | 184 ++-- clang/include/clang/Basic/StmtNodes.td | 440 +++++----- clang/include/clang/Basic/TypeNodes.td | 114 ++- clang/include/clang/Format/Format.h | 32 +- .../DependencyScanning/DependencyScanningTool.h | 9 +- .../clang/Tooling/Inclusions/IncludeStyle.h | 9 + clang/lib/Sema/SemaExprCXX.cpp | 5 +- .../DependencyScanning/DependencyScanningTool.cpp | 8 +- .../Refactoring/Rename/USRFindingAction.cpp | 2 + .../CodeGen/arm-mve-intrinsics/scalar-shifts.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vadc.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vaddq.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vcvt.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vld24.c | 4 +- clang/test/CodeGen/arm-mve-intrinsics/vldr.c | 2 +- clang/test/CodeGen/arm-mve-intrinsics/vminvq.c | 4 +- clang/test/Driver/clang-offload-bundler.c | 32 +- clang/test/Sema/typo-correction-ambiguity.c | 14 + .../clang-offload-bundler/ClangOffloadBundler.cpp | 409 ++++----- clang/tools/driver/CMakeLists.txt | 4 +- clang/utils/TableGen/CMakeLists.txt | 2 +- clang/utils/TableGen/ClangASTEmitters.h | 39 + clang/utils/TableGen/ClangASTNodesEmitter.cpp | 119 +-- clang/utils/TableGen/ClangAttrEmitter.cpp | 14 +- clang/utils/TableGen/ClangTypeNodesEmitter.cpp | 24 +- clang/utils/TableGen/TableGen.cpp | 7 +- compiler-rt/lib/fuzzer/FuzzerExtraCounters.cpp | 2 +- libcxx/utils/libcxx/test/executor.py | 20 +- lld/ELF/OutputSections.cpp | 26 +- lld/test/ELF/ctors_dtors_priority.s | 18 +- lld/test/ELF/sht-group-empty.test | 1 + lldb/include/lldb/API/SBBreakpoint.h | 3 + lldb/include/lldb/API/SBBreakpointLocation.h | 7 +- lldb/include/lldb/API/SBBreakpointName.h | 7 +- lldb/include/lldb/API/SBStructuredData.h | 3 + lldb/include/lldb/Core/PropertiesBase.td | 2 + lldb/include/lldb/Core/ValueObject.h | 1 + .../Interpreter/OptionGroupPythonClassWithDict.h | 20 +- lldb/include/lldb/Interpreter/ScriptInterpreter.h | 31 +- lldb/include/lldb/Target/MemoryRegionInfo.h | 30 +- .../breakpoint_command/TestBreakpointCommand.py | 8 +- .../TestBreakpointCommandsFromPython.py | 83 +- .../breakpoint/breakpoint_command/bktptcmd.py | 18 + lldb/scripts/Python/python-wrapper.swig | 17 +- lldb/scripts/interface/SBBreakpoint.i | 8 + lldb/scripts/interface/SBBreakpointLocation.i | 11 +- lldb/scripts/interface/SBBreakpointName.i | 4 + lldb/source/API/SBBreakpoint.cpp | 34 +- lldb/source/API/SBBreakpointLocation.cpp | 31 +- lldb/source/API/SBBreakpointName.cpp | 37 +- lldb/source/Commands/CommandObjectBreakpoint.cpp | 8 +- .../Commands/CommandObjectBreakpointCommand.cpp | 48 +- lldb/source/Commands/CommandObjectThread.cpp | 12 +- lldb/source/Commands/Options.td | 7 - lldb/source/Core/ValueObject.cpp | 53 ++ lldb/source/Core/ValueObjectVariable.cpp | 45 - lldb/source/Host/netbsd/Host.cpp | 1 + .../Interpreter/OptionGroupPythonClassWithDict.cpp | 61 +- lldb/source/Interpreter/ScriptInterpreter.cpp | 12 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 7 +- .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 25 +- .../Plugins/Process/minidump/MinidumpParser.cpp | 72 +- .../Plugins/Process/minidump/MinidumpParser.h | 10 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 41 +- .../Plugins/Process/minidump/ProcessMinidump.h | 3 + .../Python/ScriptInterpreterPython.cpp | 105 ++- .../Python/ScriptInterpreterPython.h | 8 + .../Python/ScriptInterpreterPythonImpl.h | 22 +- lldb/source/Target/CMakeLists.txt | 1 + lldb/source/Target/MemoryRegionInfo.cpp | 20 + lldb/test/Shell/Minidump/memory-region.yaml | 49 ++ .../Shell/ObjectFile/PECOFF/export-dllfunc.yaml | 10 +- .../PECOFF/{subsections.yaml => sections.yaml} | 48 +- .../Shell/SymbolFile/DWARF/DW_OP_piece-struct.s | 113 +++ lldb/tools/driver/Driver.cpp | 19 + .../Process/minidump/MinidumpParserTest.cpp | 163 ++-- .../ScriptInterpreter/Python/PythonTestSuite.cpp | 3 +- lldb/utils/TableGen/LLDBPropertyDefEmitter.cpp | 15 + llvm/CMakeLists.txt | 6 +- llvm/bindings/python/llvm/common.py | 4 +- llvm/cmake/modules/AddLLVM.cmake | 4 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 30 +- llvm/docs/CMake.rst | 14 +- llvm/docs/CodeGenerator.rst | 10 +- llvm/docs/FuzzingLLVM.rst | 2 +- llvm/docs/GlobalISel.rst | 940 --------------------- llvm/docs/GlobalISel/GMIR.rst | 158 ++++ llvm/docs/GlobalISel/IRTranslator.rst | 57 ++ llvm/docs/GlobalISel/InstructionSelect.rst | 98 +++ llvm/docs/GlobalISel/Legalizer.rst | 351 ++++++++ llvm/docs/GlobalISel/Pipeline.rst | 82 ++ llvm/docs/GlobalISel/Porting.rst | 21 + llvm/docs/GlobalISel/RegBankSelect.rst | 73 ++ llvm/docs/GlobalISel/Resources.rst | 11 + llvm/docs/GlobalISel/index.rst | 94 +++ llvm/docs/Reference.rst | 6 +- llvm/include/llvm/ADT/APInt.h | 4 + llvm/include/llvm/ADT/StringRef.h | 8 +- llvm/include/llvm/Analysis/ScalarEvolution.h | 3 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 9 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 2 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 9 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 10 +- .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 2 +- llvm/include/llvm/IR/IRBuilder.h | 22 + llvm/include/llvm/IR/Instructions.h | 4 +- llvm/include/llvm/Object/ELF.h | 11 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 21 + llvm/include/llvm/Support/YAMLTraits.h | 3 +- llvm/include/llvm/TableGen/Record.h | 6 + llvm/lib/Analysis/TargetTransformInfo.cpp | 10 +- llvm/lib/AsmParser/LLParser.cpp | 3 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 25 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 5 +- llvm/lib/CodeGen/LiveDebugValues.cpp | 33 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 12 + .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 31 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- llvm/lib/CodeGen/SjLjEHPrepare.cpp | 6 +- llvm/lib/IR/Instructions.cpp | 27 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 72 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 38 + llvm/lib/Support/APInt.cpp | 40 + llvm/lib/TableGen/Record.cpp | 15 + .../Target/AArch64/AArch64TargetTransformInfo.cpp | 8 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 2 + llvm/lib/Target/AMDGPU/AMDGPUInstructions.td | 15 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 78 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 5 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 3 +- llvm/lib/Target/AMDGPU/FLATInstructions.td | 85 +- llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 3 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 161 +++- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 7 - llvm/lib/Target/AMDGPU/SIISelLowering.h | 8 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 28 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 11 + llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 8 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 2 +- llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp | 15 +- .../Target/Hexagon/HexagonTargetTransformInfo.cpp | 31 +- .../Target/Hexagon/HexagonTargetTransformInfo.h | 5 +- llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 20 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 4 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 219 +++++ llvm/lib/Target/PowerPC/PPCInstrInfo.h | 10 + llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp | 8 + llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 9 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 11 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 7 +- .../Target/SystemZ/SystemZTargetTransformInfo.cpp | 4 +- .../Target/SystemZ/SystemZTargetTransformInfo.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 4 + llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 21 +- llvm/lib/Target/X86/X86TargetTransformInfo.h | 2 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 5 +- llvm/lib/Transforms/Scalar/SROA.cpp | 21 +- llvm/lib/Transforms/Utils/FunctionImportUtils.cpp | 16 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 10 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 14 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 6 +- .../inst-select-amdgpu-atomic-cmpxchg-flat.mir | 374 ++++++++ .../legalize-atomic-cmpxchg-with-success.mir | 21 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 96 ++- ...lize-fast-unsafe-fdiv.mir => legalize-fdiv.mir} | 468 +++++++--- .../GlobalISel/legalize-insert-vector-elt.mir | 48 ++ llvm/test/CodeGen/AMDGPU/dpp_combine.mir | 16 + llvm/test/CodeGen/AMDGPU/fold-sgpr-copy.mir | 48 ++ .../CodeGen/AMDGPU/indirect-addressing-si-noopt.ll | 4 - llvm/test/CodeGen/AMDGPU/mfma-loop.ll | 368 +++++++- llvm/test/CodeGen/AMDGPU/split-arg-dbg-value.ll | 3 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 48 ++ llvm/test/CodeGen/BPF/CORE/field-reloc-alu32.ll | 73 ++ llvm/test/CodeGen/BPF/CORE/intrinsic-array.ll | 1 + .../BPF/CORE/intrinsic-fieldinfo-byte-size-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-byte-size-2.ll | 12 +- .../BPF/CORE/intrinsic-fieldinfo-byte-size-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-existence-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-existence-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-existence-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-lshift-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-lshift-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-2.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-rshift-3.ll | 9 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-1.ll | 15 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-2.ll | 12 +- .../BPF/CORE/intrinsic-fieldinfo-signedness-3.ll | 9 +- llvm/test/CodeGen/BPF/CORE/intrinsic-struct.ll | 1 + llvm/test/CodeGen/BPF/CORE/intrinsic-union.ll | 1 + .../CodeGen/BPF/CORE/offset-reloc-access-str.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-basic.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-array-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-array-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-struct-3.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-union-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-cast-union-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-end-load.ll | 6 +- llvm/test/CodeGen/BPF/CORE/offset-reloc-end-ret.ll | 3 +- .../CodeGen/BPF/CORE/offset-reloc-fieldinfo-1.ll | 1 + .../CodeGen/BPF/CORE/offset-reloc-fieldinfo-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-1.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-2.ll | 2 + .../test/CodeGen/BPF/CORE/offset-reloc-global-3.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-ignore.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-middle-chain.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multi-array-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multi-array-2.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-multilevel.ll | 6 +- .../CodeGen/BPF/CORE/offset-reloc-pointer-1.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-pointer-2.ll | 2 + .../BPF/CORE/offset-reloc-struct-anonymous.ll | 8 +- .../CodeGen/BPF/CORE/offset-reloc-struct-array.ll | 6 +- .../CodeGen/BPF/CORE/offset-reloc-typedef-array.ll | 2 + .../BPF/CORE/offset-reloc-typedef-struct.ll | 2 + .../CodeGen/BPF/CORE/offset-reloc-typedef-union.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-typedef.ll | 2 + llvm/test/CodeGen/BPF/CORE/offset-reloc-union.ll | 6 +- .../GlobalISel/instruction-select/fsqrt_vec.mir | 60 ++ .../Mips/GlobalISel/legalizer/fsqrt_vec.mir | 56 ++ .../GlobalISel/legalizer/fsqrt_vec_builtin.mir | 60 ++ .../CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec.ll | 34 + .../Mips/GlobalISel/llvm-ir/fsqrt_vec_builtin.ll | 35 + .../Mips/GlobalISel/regbankselect/fsqrt_vec.mir | 58 ++ .../CodeGen/PowerPC/fold-frame-offset-using-rr.mir | 52 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 55 +- llvm/test/CodeGen/RISCV/fp16-promote.ll | 142 ++++ llvm/test/CodeGen/WebAssembly/simd.ll | 32 +- llvm/test/CodeGen/X86/extractelement-index.ll | 24 + llvm/test/Object/invalid.test | 2 +- .../TableGen/GICombinerEmitter/defs-invalid.td | 42 + .../TableGen/GICombinerEmitter/match-invalid.td | 71 ++ llvm/test/ThinLTO/X86/Inputs/guid_collision.ll | 12 + llvm/test/ThinLTO/X86/guid_collision.ll | 17 + .../CorrelatedValuePropagation/phi-common-val.ll | 27 + .../llvm-objcopy/ELF/set-section-alignment.test | 1 + .../MachO/Inputs/min_iphoneos_version_lc.yaml | 15 + .../MachO/Inputs/min_macos_version_lc.yaml | 15 + .../MachO/Inputs/min_tvos_version_lc.yaml | 15 + .../MachO/Inputs/min_watchos_version_lc.yaml | 15 + .../MachO/min-version-load-commands.test | 20 + .../test/tools/llvm-readobj/elf-section-types.test | 1 + llvm/test/tools/llvm-readobj/gnu-notes.test | 12 +- llvm/test/tools/llvm-size/elf-sysv.test | 1 + .../test/tools/obj2yaml/elf-ppc64-relocations.yaml | 92 -- llvm/test/tools/obj2yaml/elf-sht-symtab-shndx.yaml | 3 +- llvm/test/tools/obj2yaml/no-symbol-reloc.test | 2 - .../obj2yaml/relocation-unsupported-machine.yaml | 2 - .../tools/yaml2obj/implicit-sections-types.test | 1 + llvm/tools/bugpoint/CMakeLists.txt | 2 +- llvm/tools/llc/CMakeLists.txt | 2 +- .../llvm-objcopy/MachO/MachOLayoutBuilder.cpp | 3 + llvm/tools/obj2yaml/elf2yaml.cpp | 70 +- llvm/tools/opt/CMakeLists.txt | 2 +- llvm/unittests/ADT/APIntTest.cpp | 35 + llvm/unittests/IR/IRBuilderTest.cpp | 9 + llvm/utils/TableGen/GICombinerEmitter.cpp | 3 + llvm/utils/git-svn/git-llvm | 17 +- .../secondary/clang/include/clang/Basic/BUILD.gn | 22 +- llvm/utils/gn/secondary/clang/lib/AST/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/CodeGen/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Driver/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 11 +- llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 2 + .../gn/secondary/clang/utils/TableGen/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Support/BUILD.gn | 1 - llvm/utils/lit/lit/cl_arguments.py | 3 + llvm/utils/lit/lit/display.py | 15 +- llvm/utils/lit/lit/main.py | 51 +- llvm/utils/lit/lit/run.py | 3 + llvm/utils/lit/lit/util.py | 2 + .../tests/Inputs/shtest-shell/stdout-encoding.txt | 7 + llvm/utils/lit/tests/max-failures.py | 2 +- llvm/utils/lit/tests/shtest-shell.py | 14 +- .../deviceRTLs/nvptx/src/omptarget-nvptx.h | 22 +- .../deviceRTLs/nvptx/src/target_impl.h | 15 + openmp/runtime/src/kmp_taskdeps.cpp | 8 +- 288 files changed, 6594 insertions(+), 2961 deletions(-) create mode 100644 clang/test/Sema/typo-correction-ambiguity.c create mode 100644 clang/utils/TableGen/ClangASTEmitters.h create mode 100644 lldb/source/Target/MemoryRegionInfo.cpp create mode 100644 lldb/test/Shell/Minidump/memory-region.yaml rename lldb/test/Shell/ObjectFile/PECOFF/{subsections.yaml => sections.yaml} (65%) create mode 100644 lldb/test/Shell/SymbolFile/DWARF/DW_OP_piece-struct.s delete mode 100644 llvm/docs/GlobalISel.rst create mode 100644 llvm/docs/GlobalISel/GMIR.rst create mode 100644 llvm/docs/GlobalISel/IRTranslator.rst create mode 100644 llvm/docs/GlobalISel/InstructionSelect.rst create mode 100644 llvm/docs/GlobalISel/Legalizer.rst create mode 100644 llvm/docs/GlobalISel/Pipeline.rst create mode 100644 llvm/docs/GlobalISel/Porting.rst create mode 100644 llvm/docs/GlobalISel/RegBankSelect.rst create mode 100644 llvm/docs/GlobalISel/Resources.rst create mode 100644 llvm/docs/GlobalISel/index.rst create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgpu-atomic-c [...] rename llvm/test/CodeGen/AMDGPU/GlobalISel/{legalize-fast-unsafe-fdiv.mir => legal [...] create mode 100644 llvm/test/CodeGen/AMDGPU/fold-sgpr-copy.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vgpr-descriptor-waterfall-loop-idom-update.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/field-reloc-alu32.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt_vec_builtin.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fsqrt_vec_builtin.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt_vec.mir create mode 100644 llvm/test/CodeGen/RISCV/fp16-promote.ll create mode 100644 llvm/test/TableGen/GICombinerEmitter/defs-invalid.td create mode 100644 llvm/test/TableGen/GICombinerEmitter/match-invalid.td create mode 100644 llvm/test/ThinLTO/X86/Inputs/guid_collision.ll create mode 100644 llvm/test/ThinLTO/X86/guid_collision.ll create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_iphoneos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_macos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_tvos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/Inputs/min_watchos_version_lc.yaml create mode 100644 llvm/test/tools/llvm-objcopy/MachO/min-version-load-commands.test create mode 100644 llvm/utils/lit/tests/Inputs/shtest-shell/stdout-encoding.txt -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (b400a059 -> 542ceaa7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards b400a059 0: update: llvm-linux: boot new 542ceaa7 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b400a059) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 124 +- 02-build_llvm/console.log | 13324 ++++++++++++++++++----------------- 03-build_linux/console.log | 696 +- 04-boot_linux/console.log | 420 +- console.log | 14589 +++++++++++++++++++-------------------- jenkins/manifest.sh | 14 +- 6 files changed, 14569 insertions(+), 14598 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig updated (30fe183248 -> 1cc3da765d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allmodconfig in repository toolchain/ci/binutils-gdb. from 30fe183248 PR4499, assign file positions assumes segment offsets increasing adds 158da0d12a [gdb/testsuite] Use -wrap and $gdb_test_name in gdb_test_mul [...] adds 37a5888387 PR25125, relaxation chooses wrong branch size adds 52c64cf72d gdbserver does not need xstrdup adds 93878f4717 Allow out-of-order reads of CIEs adds 27cee81d06 Fix potential undefined behaviour in the RX disassembler. adds 5c49f2cd78 Improve objcopy's note mergeing capabilities. adds 5396ae1717 Don't make an extra copy + allocation of the demangled name adds 92174eeae8 Revert unintentional change in symtab.c adds 1834d45f0f Fix find_charset_names. adds 256878f318 elfedit.c: Replace BYTE_PUT with byte_put adds 760ddef46d elfedit: Report unknown x86 feature adds 25294a18fd Automatic date update in version.in adds 1cc3da765d sort_gnu_build_notes fix No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- binutils/ChangeLog | 51 ++ binutils/elfedit.c | 7 +- binutils/objcopy.c | 761 +++++++++++++++----------- binutils/testsuite/binutils-all/note-2-32.d | 15 +- binutils/testsuite/binutils-all/note-2-32.s | 76 +-- binutils/testsuite/binutils-all/note-2-64.d | 15 +- binutils/testsuite/binutils-all/note-2-64.s | 78 ++- binutils/testsuite/binutils-all/note-3-32.d | 10 +- binutils/testsuite/binutils-all/note-3-32.s | 15 +- binutils/testsuite/binutils-all/note-3-64.d | 10 +- binutils/testsuite/binutils-all/note-3-64.s | 14 +- binutils/testsuite/binutils-all/note-4-32.d | 8 +- binutils/testsuite/binutils-all/note-4-32.s | 14 +- binutils/testsuite/binutils-all/note-4-64.d | 10 +- binutils/testsuite/binutils-all/note-4-64.s | 14 +- binutils/testsuite/binutils-all/note-6-32.d | 20 + binutils/testsuite/binutils-all/note-6-32.s | 145 +++++ binutils/testsuite/binutils-all/note-6-64.d | 20 + binutils/testsuite/binutils-all/note-6-64.s | 145 +++++ binutils/testsuite/binutils-all/objcopy.exp | 2 + gas/ChangeLog | 9 + gas/write.c | 8 +- gdb/ChangeLog | 20 + gdb/charset.c | 7 +- gdb/dwarf2-frame.c | 92 +--- gdb/gdbserver/ChangeLog | 4 + gdb/gdbserver/utils.c | 12 - gdb/symtab.c | 36 +- gdb/testsuite/ChangeLog | 10 + gdb/testsuite/gdb.reverse/sigall-precsave.exp | 14 +- gdb/testsuite/gdb.reverse/sigall-reverse.exp | 22 +- gdb/testsuite/gdb.reverse/solib-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/solib-reverse.exp | 13 +- gdb/testsuite/gdb.reverse/until-precsave.exp | 13 +- gdb/testsuite/gdb.reverse/until-reverse.exp | 13 +- opcodes/ChangeLog | 5 + opcodes/rx-dis.c | 2 +- 38 files changed, 1126 insertions(+), 599 deletions(-) create mode 100644 binutils/testsuite/binutils-all/note-6-32.d create mode 100644 binutils/testsuite/binutils-all/note-6-32.s create mode 100644 binutils/testsuite/binutils-all/note-6-64.d create mode 100644 binutils/testsuite/binutils-all/note-6-64.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

5 years, 7 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits October 2019