This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from d0345f25d86 [MIPS GlobalISel] Regbanks for G_SELECT. Select i64, f32 an [...] new fcf62176f86 AMDGPU/GlobalISel: Prepare some tests for store selection new 47da14c0832 [MIPS GlobalISel] Register bank select for G_PHI. Select i64 phi

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 28 +++ lib/Target/Mips/MipsLegalizerInfo.cpp | 2 +- lib/Target/Mips/MipsRegisterBankInfo.cpp | 37 +++- test/CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 11 +- .../GlobalISel/inst-select-amdgcn.cvt.pkrtz.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 10 +- .../AMDGPU/GlobalISel/inst-select-bitcast.mir | 19 +- .../AMDGPU/GlobalISel/inst-select-constant.mir | 17 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 25 ++- .../CodeGen/AMDGPU/GlobalISel/inst-select-fadd.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fmul.mir | 11 +- .../AMDGPU/GlobalISel/inst-select-fptoui.mir | 10 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-inttoptr.mir | 10 +- .../AMDGPU/GlobalISel/inst-select-maxnum.mir | 16 +- .../AMDGPU/GlobalISel/inst-select-minnum.mir | 16 +- test/CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-sitofp.mir | 10 +- test/CodeGen/AMDGPU/GlobalISel/inst-select-sub.mir | 21 +- test/CodeGen/Mips/GlobalISel/legalizer/phi.mir | 233 +++++++++++++++++++-- test/CodeGen/Mips/GlobalISel/llvm-ir/phi.ll | 69 +++++- test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir | 222 +++++++++++++++++++- 23 files changed, 656 insertions(+), 151 deletions(-)