This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-defconfig in repository toolchain/ci/llvm-project.

from 8950d0a1f06 Fix test cl-response-file.c to work on all platforms includ [...] adds 2675b0c8abc [InstCombine] squash is-not-power-of-2 using ctpop adds 8a35afab1d9 [NFC] Add missing consts into memoryaccess_def_iterator adds 41c7d530035 [NVPTX][NFC] Fix documentation for shfl instructions. adds 1433b1b6ec7 [NFC] Fix tests added in r364225 which failed on Windows du [...] adds e75b1efa396 Revert "[NVPTX][NFC] Fix documentation for shfl instruction [...] adds 5495f781656 AMDGPU: Fix missing declaration for mbcnt builtins adds 323b89f101b [llvm-objcopy][MachO] Fix strict-aliasing warning. NFCI adds f895e1bded0 DataExtractor: use decodeSLEB128 to implement getSLEB128 adds 545f001d1b9 [llvm-objcopy][NFC] Refactor output target parsing adds 4626613ffe0 [InstCombine] Fold icmp eq/ne (and %x, C), 0 iff (-C) is p [...] adds 2cc3b3856e2 [InstCombine][NFC] Add test to show missing fold for icmp u [...] adds 49885b1245c [analyzer] ExprEngine: Escape pointers in bitwise operations adds c8e8b274f1c Reapply "Fix a crash in option parsing." adds 5b9d0205aae [sanitizer] Enabled getpw_getgr.cc on iOS adds 25bc27965a4 AMDGPU/GlobalISel: Fix regbankselect for amdgcn.class adds 81eb8284052 [llvm-objcopy][NFCI] Fix build failure with GCC adds 079924b0b7f Revert r363802, r363850, and r363856 "[TargetLowering] Simp [...] adds 7939ba08ab4 [cxx2a] P1236R1: the validity of a left shift does not depe [...] adds c48be7fc1cd [analyzer] Add more timers for performance profiling. adds b9c94f946f2 [analyzer] NFC: exploded-graph-rewriter: Extract some code [...] adds beb85ad66de [analyzer] exploded-graph-rewriter: Add support for range c [...] adds 14f4de9bb9d [analyzer] exploded-graph-rewriter: Fix escaping for bitwise-or. adds c55170c0310 [analyzer] JsonSupport: Escape escapes adds 0cdd13c05a1 [analyzer] print() JSONify: Create pointers adds 33e547bddeb [X86] Add test case that led to the revert of r363802, r363 [...] adds e63ae7fee4c Fix an issue that common symbols are not internalized under [...] adds fcad3bc4154 DWARF: Add support for type units+split dwarf combo adds 0d45eabcbb3 [LLVM-C] Add LLVM-C.dll to Windows installer package adds 7ada1c53009 Remove core loading timeout adds 79121e1d637 Add llvm-symbolizer to LLVM_TOOLCHAIN_TOOLS (PR40152) adds 78edad1bf18 [NFC] fix trivial typos in documents adds 303c9861e90 [ASTImporter] Store import errors for Decls adds 92c32574771 [clangd] Cleanup the duplicated getTokenRange. adds 3bc5ad551a4 [ExpandMemCmp] Move all options to TargetTransformInfo. adds 60dc5d4b61b [yaml2obj/obj2yaml] - Allow having the symbols and sections [...] adds 7276a446cec [clangd] Narrow rename to local symbols. adds 79f7831aa71 [clangd] Fix NestedNameSpecifierLoc in SelectionTree adds 0142b9ce318 Port r363962 to COFF: Deduplicate undefined symbol diagnostics adds cdd43eac4fe [Codegen] TargetLowering::SimplifySetCC(): omit urem when possible adds ecd9348aa17 [docs][llvm-cxxfilt] Write llvm-cxxfilt documentation adds a6fd919cb3f [ARM] DLS/LE low-overhead loop code generation adds 47b7d13459a [PowerPC] Emit XXSEL for vec_sel and code that has the same [...] adds 49b3778e32c [TargetLowering] SimplifyDemandedBits - legal checks for SI [...] adds e6824160dd6 [ARM] Add MVE vector load/store instructions. adds 86b7a1e660b [ARM] Add remaining miscellaneous MVE instructions. adds d9654723ad8 [ARM] Extra MVE-related testing. adds 4cf18c28495 [ARM] Explicit lowering of half <-> double conversions. adds b23c942ce43 [VectorLegalizer] ExpandANY_EXTEND_VECTOR_INREG/ExpandZERO_ [...] adds 08e8cb57602 AMDGPU/MC: Add .amdgpu_lds directive adds 2710171a15e AMDGPU: Write LDS objects out as global symbols in code generation adds 74ec25a197a [ARM] MVE VPT Blocks adds 69fc111184f [TargetLowering] SimplifyDemandedBits SIGN_EXTEND_VECTOR_IN [...] adds 287f0403e31 [ARM] Fix buildbot failure due to -Werror. adds 42f44b387e4 Fix frame.s test dir-separator checks adds e4ef62291b4 [SDAG] improve expansion of ctpop+setcc adds 36953ce7696 [TargetLowering] SimplifyDemandedBits ZERO_EXTEND_VECTOR_IN [...] adds d1dc1f4901a AMDGPU: Make amdgcn.s.get.waveid.in.workgroup inaccessiblememonly adds ec18f0f64c5 [ARM] Re-enable misspelled RUN: lines in fullfp16.s. adds b96d9d8bdad [docs][llvm-readobj] Improve llvm-readobj documentation adds 083d9490360 [llvm-objcopy][llvm-strip] Fix help text typo for --allow-b [...] adds d7ffa2a9483 AMDGPU: Select G_SEXT/G_ZEXT/G_ANYEXT adds dcd8b72e1a7 AMDGPU/GlobalISel: Fix duplicated test adds 7c1deeff4a6 Expand cloneLoopWithPreheader() to support cloning loop nest adds 1a18bb6f25f [TargetLowering] SimplifyDemandedBits - add ANY_EXTEND_VECT [...] adds 807d2f442ad [ARM] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...] adds aae4b68703b [X86] lowerShuffleAsSpecificZeroOrAnyExtend - add ANY_EXTEND TODO. adds 0baacea2c7e [AArch64][x86] add tests for ctpop != 1; NFC adds 181f252d537 [clang-tidy] Update documentation for Qt Creator integration. adds f4e51dd2cd5 AMDGPU/GlobalISel: Fix broken test adds 34cac0955d7 Options: Correctly check for missing arguments adds f0a665afca7 [AMDGPU] Null checking on TS to avoid crashing in clang tests. adds 685c5cbc654 [SDAG] expand ctpop != 1 adds e98f8cf78f3 [SLPVectorizer] Precommit of supernode.ll test for D63661 adds 36c23cad151 Revert r362743 "Revert "Revert "Reland D61583 [ELF] Error o [...] adds ece53d0ae50 Improve zero-size allocation with safe_malloc, etc. adds bcf0eb7a640 [ARM] Fix for DLS/LE CodeGen adds 96a192ea537 [PPC32] Support PLT calls for -msecure-plt -fpic adds 635eb80662d [Python 3] Decode check_ouput result as UTF-8 adds 9762b26032c [DAGCombine] combineRepeatedFPDivisors - recognize -1.0 / X [...] adds a90fc6617fb [OPENMP]Fix PR41966: type mismatch in runtime functions. adds d0f96be2c78 [FPEnv] A missing crucial step was undocumented. adds a4b415a6839 [ARM] Code-generation infrastructure for MVE. adds 88139c143c5 [AVR] Adjust to Register class change adds e8de8ba6a63 [ARM] Support inline assembler constraints for MVE. adds 37340e3cd62 [scudo][standalone] Introduce the C & C++ wrappers adds 14ea14ae859 [X86] Add a DAG combine to turn vzmovl+load into vzload if [...] adds 97017a8ef9c [CMake] Check that a certificate for lldb is present at bui [...] adds 99a44915275 [Python] Flush prompt before reading input adds be0dedb2e13 [Peephole] Allow folding loads into instructions w/multiple [...] adds 4577b8c17c1 [X86] Remove isel patterns that look for (vzext_movl (scala [...] adds 61d70e4a93d [WebAssembly] Error on archives without a symbol index adds 4be636ebb31 [AMDGPU] Removed dead SIMachineFunctionInfo::getWorkItemIDVGPR() adds 30519a68d5b Add regression test for PR41576 (which is already fixed in [...] adds fcfa056cebf [InstCombine] reduce checks for power-of-2-or-zero using ctpop adds 688afeb8844 Update phis in AMDGPUUnifyDivergentExitNodes adds 7803eac24f3 [llvm-shlib] Do not use version script when building with MinGW adds 510f4098ae0 Add a defensive check for nullptr as in the block above. adds 3ad32a037ef [scudo] Correct a behavior on the shared TSD registry adds c42a3571786 [LFTR] Adjust debug output to include extensions (if any) adds dcd7eb710bc Remove redundant expression evaluation context when substit [...] adds b90cb57b63a [InstCombine] Simplify icmp ult/uge (shl %x, C2), C1 iff C1 [...] adds 8fcc70f1414 Don't look for the TargetFrameLowering in the implementation adds bc7fc3ecb67 [PowerPC][NFC]Add a test for MachinePipeliner bug adds c8e450a9179 [dotest] Remove unused function adds c32d307a49f android: enable double-word CAS on x64 adds fee855b5bc1 [MachinePipeliner] Fix risky iterator usage R++, --R adds 1fa0f4b9424 Change the ABI version and ABI namespace to be `_LIBCPP_VER [...] adds 9c10b620c06 Revert "Add ReadCStringFromMemory for faster string reads" new 05d1a2bd1bf [GWP-ASan] Guard against recursive allocs. Pack TLS for perf.

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang-tools-extra/clangd/ClangdServer.cpp | 8 +- clang-tools-extra/clangd/Selection.cpp | 2 +- clang-tools-extra/clangd/SourceCode.cpp | 11 + clang-tools-extra/clangd/SourceCode.h | 5 + clang-tools-extra/clangd/XRefs.cpp | 70 +- clang-tools-extra/clangd/refactor/Rename.cpp | 108 +- clang-tools-extra/clangd/refactor/Rename.h | 9 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 65 + .../clangd/unittests/SelectionTests.cpp | 10 +- clang-tools-extra/docs/clang-tidy/Integrations.rst | 6 +- clang/include/clang/AST/ASTImporter.h | 22 +- clang/include/clang/Basic/BuiltinsAMDGPU.def | 3 + clang/include/clang/Basic/JsonSupport.h | 23 +- .../StaticAnalyzer/Core/PathSensitive/ExprEngine.h | 2 +- .../Tooling/Refactoring/Rename/RenamingAction.h | 2 + clang/lib/AST/ASTImporter.cpp | 98 +- clang/lib/AST/ExprConstant.cpp | 4 +- clang/lib/Basic/Targets/ARM.cpp | 11 + clang/lib/CodeGen/CGExprScalar.cpp | 3 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 122 +- clang/lib/CodeGen/CGStmtOpenMP.cpp | 3 +- clang/lib/Driver/ToolChains/Arch/X86.cpp | 1 + clang/lib/Sema/SemaExpr.cpp | 13 +- clang/lib/Sema/TreeTransform.h | 12 +- .../lib/StaticAnalyzer/Core/BasicValueFactory.cpp | 10 +- clang/lib/StaticAnalyzer/Core/Environment.cpp | 7 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 4 - clang/lib/StaticAnalyzer/Core/ExprEngineC.cpp | 4 + clang/lib/StaticAnalyzer/Core/RegionStore.cpp | 6 +- .../StaticAnalyzer/Frontend/AnalysisConsumer.cpp | 43 +- .../Tooling/Refactoring/Rename/RenamingAction.cpp | 2 + .../ASTMerge/class-template-partial-spec/test.cpp | 2 - clang/test/Analysis/dump_egraph.c | 6 +- .../exploded-graph-rewriter/constraints.dot | 27 + .../exploded-graph-rewriter/constraints_diff.dot | 65 + .../exploded-graph-rewriter/environment.dot | 34 +- .../exploded-graph-rewriter/environment_diff.dot | 102 +- .../Analysis/exploded-graph-rewriter/escapes.c | 9 +- .../Analysis/exploded-graph-rewriter/store.dot | 30 +- .../exploded-graph-rewriter/store_diff.dot | 60 +- clang/test/Analysis/expr-inspection.c | 8 +- clang/test/Analysis/left-shift-cxx2a.cpp | 22 + clang/test/Analysis/symbol-escape.cpp | 33 + clang/test/CodeGen/arm-asm.c | 18 + clang/test/CodeGenCXX/cxx2a-left-shift.cpp | 19 + clang/test/CodeGenOpenCL/builtins-amdgcn.cl | 12 + clang/test/Driver/clang-translation.c | 1 + clang/test/OpenMP/target_codegen.cpp | 106 +- clang/test/OpenMP/target_codegen_registration.cpp | 24 +- clang/test/OpenMP/target_data_codegen.cpp | 9 +- clang/test/OpenMP/target_depend_codegen.cpp | 10 +- clang/test/OpenMP/target_enter_data_codegen.cpp | 11 +- .../OpenMP/target_enter_data_depend_codegen.cpp | 180 +- clang/test/OpenMP/target_exit_data_codegen.cpp | 7 +- .../OpenMP/target_exit_data_depend_codegen.cpp | 180 +- clang/test/OpenMP/target_firstprivate_codegen.cpp | 7 +- clang/test/OpenMP/target_map_codegen.cpp | 572 +++--- clang/test/OpenMP/target_parallel_codegen.cpp | 94 +- .../target_parallel_codegen_registration.cpp | 24 +- .../test/OpenMP/target_parallel_depend_codegen.cpp | 10 +- clang/test/OpenMP/target_parallel_for_codegen.cpp | 98 +- .../target_parallel_for_codegen_registration.cpp | 24 +- .../OpenMP/target_parallel_for_depend_codegen.cpp | 10 +- .../OpenMP/target_parallel_for_simd_codegen.cpp | 98 +- ...rget_parallel_for_simd_codegen_registration.cpp | 24 +- .../target_parallel_for_simd_depend_codegen.cpp | 10 +- clang/test/OpenMP/target_simd_codegen.cpp | 98 +- .../OpenMP/target_simd_codegen_registration.cpp | 24 +- clang/test/OpenMP/target_simd_depend_codegen.cpp | 10 +- clang/test/OpenMP/target_teams_codegen.cpp | 98 +- .../OpenMP/target_teams_codegen_registration.cpp | 24 +- clang/test/OpenMP/target_teams_depend_codegen.cpp | 10 +- .../OpenMP/target_teams_distribute_codegen.cpp | 104 +- ...arget_teams_distribute_codegen_registration.cpp | 24 +- .../target_teams_distribute_depend_codegen.cpp | 10 +- ...eams_distribute_parallel_for_depend_codegen.cpp | 10 +- ...bute_parallel_for_simd_codegen_registration.cpp | 24 +- ...distribute_parallel_for_simd_depend_codegen.cpp | 10 +- .../target_teams_distribute_simd_codegen.cpp | 100 +- ..._teams_distribute_simd_codegen_registration.cpp | 24 +- ...target_teams_distribute_simd_depend_codegen.cpp | 10 +- clang/test/OpenMP/target_update_codegen.cpp | 8 +- clang/test/OpenMP/target_update_depend_codegen.cpp | 180 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 16 + clang/test/SemaCXX/shift.cpp | 82 +- clang/test/SemaTemplate/lambda-capture-pack.cpp | 10 +- clang/unittests/AST/ASTImporterFixtures.cpp | 2 +- clang/unittests/AST/ASTImporterFixtures.h | 4 +- clang/unittests/AST/ASTImporterTest.cpp | 121 ++ clang/utils/analyzer/exploded-graph-rewriter.py | 105 +- clang/www/cxx_status.html | 2 +- .../lib/gwp_asan/guarded_pool_allocator.cpp | 33 +- compiler-rt/lib/gwp_asan/guarded_pool_allocator.h | 33 +- compiler-rt/lib/scudo/scudo_tsd_shared.cpp | 4 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 75 +- .../lib/scudo/standalone/tests/CMakeLists.txt | 44 +- .../lib/scudo/standalone/tests/wrappers_c_test.cc | 225 +++ .../scudo/standalone/tests/wrappers_cpp_test.cc | 117 ++ compiler-rt/lib/scudo/standalone/tsd.h | 5 + compiler-rt/lib/scudo/standalone/tsd_shared.h | 4 +- compiler-rt/lib/scudo/standalone/wrappers_c.cc | 39 + compiler-rt/lib/scudo/standalone/wrappers_c.h | 52 + compiler-rt/lib/scudo/standalone/wrappers_c.inc | 176 ++ .../lib/scudo/standalone/wrappers_c_bionic.cc | 49 + .../lib/scudo/standalone/wrappers_c_checks.h | 56 + compiler-rt/lib/scudo/standalone/wrappers_cpp.cc | 107 ++ .../TestCases/Posix/getpw_getgr.cc | 1 - debuginfo-tests/lit.cfg.py | 2 +- libcxx/include/__config | 17 +- lld/COFF/Chunks.cpp | 11 +- lld/COFF/SymbolTable.cpp | 67 +- lld/COFF/SymbolTable.h | 2 +- lld/ELF/DWARF.cpp | 5 +- lld/ELF/InputFiles.cpp | 3 - lld/ELF/InputSection.cpp | 20 +- lld/ELF/Relocations.cpp | 14 +- lld/ELF/Symbols.cpp | 14 +- lld/test/COFF/undefined-symbol-multi.s | 47 + lld/test/ELF/Inputs/comdat-discarded-reloc.s | 12 +- lld/test/ELF/comdat-discarded-error.s | 12 +- lld/test/ELF/comdat-discarded-gdb-index.s | 63 - lld/test/ELF/comdat-discarded-reloc.s | 39 +- lld/test/ELF/comdat.s | 4 +- lld/test/ELF/invalid-undef-section-symbol.test | 26 + lld/test/ELF/lto/common4.ll | 21 + lld/test/ELF/relocatable-eh-frame.s | 19 + lld/test/wasm/archive-no-index.ll | 13 + lld/wasm/Driver.cpp | 16 +- .../lldb/Host/common/NativeProcessProtocol.h | 25 - lldb/lit/Driver/Inputs/process_attach_pid.in | 2 + lldb/lit/Driver/TestProcessAttach.test | 2 + lldb/lit/SymbolFile/DWARF/debug-types-basic.test | 24 +- .../SymbolFile/DWARF/debug-types-expressions.test | 18 +- .../SymbolFile/DWARF/split-dwarf-multiple-cu.ll | 40 + lldb/packages/Python/lldbsuite/test/lldbtest.py | 10 +- lldb/source/Host/common/NativeProcessProtocol.cpp | 54 - lldb/source/Interpreter/Options.cpp | 15 +- lldb/source/Interpreter/embedded_interpreter.py | 1 + .../Plugins/Process/Linux/NativeProcessLinux.cpp | 2 +- .../Plugins/Process/POSIX/NativeProcessELF.cpp | 11 +- .../Plugins/SymbolFile/DWARF/DWARFContext.cpp | 4 +- .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 5 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 5 +- .../Plugins/SymbolFile/DWARF/ManualDWARFIndex.cpp | 7 +- .../SymbolFile/DWARF/SymbolFileDWARFDwo.cpp | 33 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARFDwo.h | 5 +- lldb/source/Target/CPPLanguageRuntime.cpp | 2 +- lldb/source/Target/Process.cpp | 2 +- lldb/tools/debugserver/source/CMakeLists.txt | 15 + lldb/unittests/Host/NativeProcessProtocolTest.cpp | 51 - llvm/cmake/modules/AddLLVM.cmake | 5 +- llvm/docs/AMDGPUUsage.rst | 27 +- llvm/docs/AddingConstrainedIntrinsics.rst | 8 + llvm/docs/CommandGuide/llvm-cxxfilt.md | 10 - llvm/docs/CommandGuide/llvm-cxxfilt.rst | 79 + llvm/docs/CommandGuide/llvm-readobj.rst | 259 ++- llvm/docs/CommandLine.rst | 2 +- llvm/docs/LangRef.rst | 4 +- llvm/include/llvm/Analysis/LoopInfo.h | 34 + llvm/include/llvm/Analysis/LoopInfoImpl.h | 13 +- llvm/include/llvm/Analysis/MemorySSA.h | 6 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 34 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 6 +- llvm/include/llvm/BinaryFormat/ELF.h | 5 + llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 7 +- llvm/include/llvm/CodeGen/TargetLowering.h | 12 - llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/MC/MCSymbol.h | 26 +- llvm/include/llvm/Support/LEB128.h | 6 +- llvm/include/llvm/Support/MemAlloc.h | 24 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 6 +- llvm/lib/CodeGen/ExpandMemCmp.cpp | 49 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 10 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 7 + llvm/lib/CodeGen/PeepholeOptimizer.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 4 +- .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 26 + llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 84 +- llvm/lib/MC/ELFObjectWriter.cpp | 10 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 1 + llvm/lib/Support/DataExtractor.cpp | 31 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 3 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 32 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 10 + llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 1 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 137 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 12 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBanks.td | 2 +- .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 11 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 58 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 27 + .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 7 + llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 22 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 3 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 26 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 4 + llvm/lib/Target/AMDGPU/SIInstructions.td | 10 + llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 17 - llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 3 - llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp | 4 + llvm/lib/Target/ARM/ARM.h | 3 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 121 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 7 + llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 62 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 140 +- llvm/lib/Target/ARM/ARMISelLowering.h | 1 + llvm/lib/Target/ARM/ARMInstrFormats.td | 2 + llvm/lib/Target/ARM/ARMInstrInfo.td | 9 + llvm/lib/Target/ARM/ARMInstrMVE.td | 700 +++++++ llvm/lib/Target/ARM/ARMInstrThumb2.td | 60 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 8 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 296 +++ llvm/lib/Target/ARM/ARMRegisterInfo.td | 7 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 5 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 328 +++- llvm/lib/Target/ARM/CMakeLists.txt | 1 + .../Target/ARM/Disassembler/ARMDisassembler.cpp | 180 +- .../Target/ARM/MCTargetDesc/ARMAddressingModes.h | 4 +- llvm/lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h | 4 + .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 34 + llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h | 5 + .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 88 +- llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp | 16 +- llvm/lib/Target/ARM/Thumb2InstrInfo.cpp | 14 +- llvm/lib/Target/AVR/AVRFrameLowering.cpp | 3 +- llvm/lib/Target/AVR/AVRRegisterInfo.cpp | 2 +- llvm/lib/Target/AVR/AVRRegisterInfo.h | 2 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 45 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 9 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 4 + llvm/lib/Target/PowerPC/PPCMCInstLower.cpp | 10 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 17 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.h | 4 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 21 + llvm/lib/Target/X86/X86ISelLowering.h | 5 - llvm/lib/Target/X86/X86InstrAVX512.td | 46 - llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 7 - llvm/lib/Target/X86/X86InstrSSE.td | 70 - llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 41 +- llvm/lib/Target/X86/X86TargetTransformInfo.h | 4 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 23 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 63 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 15 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 2 +- llvm/lib/Transforms/Utils/CloneFunction.cpp | 41 +- llvm/test/CodeGen/AArch64/arm64-popcnt.ll | 34 + .../CodeGen/AMDGPU/32-bit-local-address-space.ll | 4 +- .../AMDGPU/GlobalISel/inst-select-anyext.mir | 171 ++ .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 187 ++ .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 187 ++ .../GlobalISel/regbankselect-amdgcn.class.mir | 65 +- llvm/test/CodeGen/AMDGPU/ds-sub-offset.ll | 3 +- llvm/test/CodeGen/AMDGPU/ds_read2.ll | 28 +- llvm/test/CodeGen/AMDGPU/ds_write2.ll | 54 +- llvm/test/CodeGen/AMDGPU/inst-select-load-flat.mir | 28 - llvm/test/CodeGen/AMDGPU/inst-select-load-smrd.mir | 159 -- llvm/test/CodeGen/AMDGPU/lds-initializer.ll | 2 +- llvm/test/CodeGen/AMDGPU/lds-relocs.ll | 63 + llvm/test/CodeGen/AMDGPU/lds-size.ll | 1 - llvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.dec.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll | 10 +- .../CodeGen/AMDGPU/llvm.amdgcn.groupstaticsize.ll | 15 +- llvm/test/CodeGen/AMDGPU/local-memory.amdgcn.ll | 7 +- llvm/test/CodeGen/AMDGPU/local-memory.ll | 4 +- llvm/test/CodeGen/AMDGPU/merge-store-crash.ll | 3 +- llvm/test/CodeGen/AMDGPU/over-max-lds-size.ll | 14 - llvm/test/CodeGen/AMDGPU/promote-alloca-globals.ll | 3 +- llvm/test/CodeGen/AMDGPU/shl_add_ptr.ll | 18 +- llvm/test/CodeGen/AMDGPU/si-sgpr-spill.ll | 22 +- llvm/test/CodeGen/AMDGPU/target-cpu.ll | 1 - llvm/test/CodeGen/AMDGPU/update-phi.ll | 39 + llvm/test/CodeGen/ARM/O3-pipeline.ll | 7 + llvm/test/CodeGen/ARM/fast-isel-call.ll | 6 +- llvm/test/CodeGen/ARM/fp16-promote.ll | 2 +- llvm/test/CodeGen/ARM/half.ll | 4 + llvm/test/CodeGen/ARM/inlineasm.ll | 24 + llvm/test/CodeGen/ARM/mve-vpt-block2.mir | 77 + llvm/test/CodeGen/ARM/mve-vpt-block3.mir | 82 + llvm/test/CodeGen/ARM/mve-vpt-block4.mir | 90 + llvm/test/CodeGen/ARM/mve-vpt-block5.mir | 88 + llvm/test/CodeGen/ARM/mve-vpt-block6.mir | 84 + llvm/test/CodeGen/ARM/no-fpu.ll | 4 +- .../CodeGen/MIR/AMDGPU/machine-function-info.ll | 2 +- llvm/test/CodeGen/PowerPC/combine-fneg.ll | 32 + llvm/test/CodeGen/PowerPC/ppc32-pic.ll | 28 +- llvm/test/CodeGen/PowerPC/ppc32-secure-plt-tls2.ll | 18 + llvm/test/CodeGen/PowerPC/sms-iterator.ll | 36 + llvm/test/CodeGen/PowerPC/vec-select.ll | 72 + .../Thumb2/inlineasm-error-t-toofewregs-mve.ll | 14 + llvm/test/CodeGen/Thumb2/inlineasm-mve.ll | 48 + llvm/test/CodeGen/Thumb2/mve-basic.ll | 31 + llvm/test/CodeGen/Thumb2/mve-bitcasts.ll | 449 +++++ llvm/test/CodeGen/X86/addr-mode-matcher-2.ll | 3 +- llvm/test/CodeGen/X86/avx512-ext.ll | 84 +- llvm/test/CodeGen/X86/avx512-fma.ll | 6 +- llvm/test/CodeGen/X86/avx512-insert-extract.ll | 44 +- llvm/test/CodeGen/X86/avx512-mask-op.ll | 64 +- llvm/test/CodeGen/X86/avx512-masked-memop-64-32.ll | 14 +- llvm/test/CodeGen/X86/avx512-vec-cmp.ll | 3 +- llvm/test/CodeGen/X86/ctpop-combine.ll | 25 + llvm/test/CodeGen/X86/masked_compressstore.ll | 16 +- llvm/test/CodeGen/X86/masked_expandload.ll | 4 +- llvm/test/CodeGen/X86/masked_gather_scatter.ll | 64 +- llvm/test/CodeGen/X86/masked_load.ll | 12 +- ...ower-of-two-or-zero-when-comparing-with-zero.ll | 16 +- llvm/test/CodeGen/X86/or-branch.ll | 3 +- llvm/test/CodeGen/X86/peephole-fold-testrr.mir | 88 + llvm/test/CodeGen/X86/pr30284.ll | 2 +- .../test/CodeGen/X86/prefer-avx256-mask-shuffle.ll | 8 +- llvm/test/CodeGen/X86/setcc-lowering.ll | 2 +- llvm/test/CodeGen/X86/sibcall.ll | 6 +- llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-mul-widen.ll | 130 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 105 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 10 +- llvm/test/CodeGen/X86/vector-shuffle-512-v16.ll | 4 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 12 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 12 +- llvm/test/CodeGen/X86/vector-zmov.ll | 36 +- llvm/test/CodeGen/X86/vselect.ll | 56 + llvm/test/CodeGen/X86/x86-shrink-wrapping.ll | 6 +- llvm/test/CodeGen/X86/xop-ifma.ll | 10 +- llvm/test/MC/AMDGPU/elf-lds-error.s | 19 + llvm/test/MC/AMDGPU/elf-lds.s | 82 + llvm/test/MC/ARM/fp-armv8-m.s | 140 ++ llvm/test/MC/ARM/fullfp16.s | 2 + llvm/test/MC/ARM/mve-fp-registers.s | 25 +- llvm/test/MC/ARM/mve-load-store.s | 1944 ++++++++++++++++++++ llvm/test/MC/ARM/mve-misc.s | 176 ++ llvm/test/MC/ARM/no-mve.s | 16 + llvm/test/MC/ARM/ras-extension.s | 3 + llvm/test/MC/Disassembler/ARM/mve-load-store.txt | 1378 ++++++++++++++ llvm/test/MC/Disassembler/ARM/mve-misc.txt | 111 ++ .../MC/Disassembler/ARM/ras-extension-thumb.txt | 3 + llvm/test/Object/X86/obj2yaml-dup-section-name.s | 14 +- llvm/test/Transforms/HardwareLoops/ARM/calls.ll | 28 +- .../test/Transforms/HardwareLoops/ARM/cond-mov.mir | 115 ++ llvm/test/Transforms/HardwareLoops/ARM/massive.mir | 145 ++ .../HardwareLoops/ARM/multiblock-massive.mir | 160 ++ .../HardwareLoops/ARM/revert-after-call.mir | 130 ++ .../HardwareLoops/ARM/revert-after-spill.mir | 130 ++ .../test/Transforms/HardwareLoops/ARM/simple-do.ll | 37 + .../Transforms/HardwareLoops/ARM/size-limit.mir | 155 ++ .../test/Transforms/HardwareLoops/ARM/structure.ll | 177 ++ llvm/test/Transforms/HardwareLoops/ARM/switch.mir | 198 ++ llvm/test/Transforms/InstCombine/ispow2.ll | 91 +- .../InstCombine/lshr-and-negC-icmpeq-zero.ll | 30 +- llvm/test/Transforms/InstCombine/pr17827.ll | 8 +- .../InstCombine/shl-and-negC-icmpeq-zero.ll | 30 +- .../InstCombine/shl-unsigned-cmp-const.ll | 236 +++ .../test/Transforms/SLPVectorizer/X86/supernode.ll | 327 ++++ llvm/test/tools/llvm-symbolizer/frame-fortran.s | 2 +- llvm/test/tools/llvm-symbolizer/frame-types.s | 24 +- llvm/test/tools/llvm-symbolizer/frame.s | 20 +- .../duplicate-symbol-and-section-names.test | 152 ++ .../tools/yaml2obj/duplicate-section-names.test | 170 ++ .../tools/yaml2obj/duplicate-symbol-names.test | 100 + llvm/tools/llvm-objcopy/CopyConfig.cpp | 67 +- llvm/tools/llvm-objcopy/CopyConfig.h | 11 +- llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 14 +- llvm/tools/llvm-objcopy/ELF/Object.cpp | 27 +- llvm/tools/llvm-objcopy/ELF/Object.h | 1 + llvm/tools/llvm-objcopy/MachO/MachOReader.cpp | 4 +- llvm/tools/llvm-objcopy/ObjcopyOpts.td | 2 +- llvm/tools/llvm-objcopy/StripOpts.td | 2 +- llvm/tools/llvm-objcopy/llvm-objcopy.cpp | 32 +- llvm/tools/llvm-shlib/CMakeLists.txt | 2 +- llvm/tools/obj2yaml/elf2yaml.cpp | 86 +- llvm/tools/yaml2obj/yaml2elf.cpp | 17 +- 375 files changed, 15835 insertions(+), 3271 deletions(-) create mode 100644 clang/test/Analysis/exploded-graph-rewriter/constraints.dot create mode 100644 clang/test/Analysis/exploded-graph-rewriter/constraints_diff.dot create mode 100644 clang/test/Analysis/left-shift-cxx2a.cpp create mode 100644 clang/test/Analysis/symbol-escape.cpp create mode 100644 clang/test/CodeGenCXX/cxx2a-left-shift.cpp create mode 100644 compiler-rt/lib/scudo/standalone/tests/wrappers_c_test.cc create mode 100644 compiler-rt/lib/scudo/standalone/tests/wrappers_cpp_test.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.h create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c.inc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c_bionic.cc create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_c_checks.h create mode 100644 compiler-rt/lib/scudo/standalone/wrappers_cpp.cc create mode 100644 lld/test/COFF/undefined-symbol-multi.s delete mode 100644 lld/test/ELF/comdat-discarded-gdb-index.s create mode 100644 lld/test/ELF/invalid-undef-section-symbol.test create mode 100644 lld/test/ELF/lto/common4.ll create mode 100644 lld/test/ELF/relocatable-eh-frame.s create mode 100644 lld/test/wasm/archive-no-index.ll create mode 100644 lldb/lit/Driver/Inputs/process_attach_pid.in create mode 100644 lldb/lit/Driver/TestProcessAttach.test create mode 100644 lldb/lit/SymbolFile/DWARF/split-dwarf-multiple-cu.ll delete mode 100644 llvm/docs/CommandGuide/llvm-cxxfilt.md create mode 100644 llvm/docs/CommandGuide/llvm-cxxfilt.rst create mode 100644 llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-anyext.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/inst-select-load-flat.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/inst-select-load-smrd.mir create mode 100644 llvm/test/CodeGen/AMDGPU/lds-relocs.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/over-max-lds-size.ll create mode 100644 llvm/test/CodeGen/AMDGPU/update-phi.ll create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block2.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block3.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block4.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block5.mir create mode 100644 llvm/test/CodeGen/ARM/mve-vpt-block6.mir create mode 100644 llvm/test/CodeGen/PowerPC/combine-fneg.ll create mode 100644 llvm/test/CodeGen/PowerPC/ppc32-secure-plt-tls2.ll create mode 100644 llvm/test/CodeGen/PowerPC/sms-iterator.ll create mode 100644 llvm/test/CodeGen/PowerPC/vec-select.ll create mode 100644 llvm/test/CodeGen/Thumb2/inlineasm-error-t-toofewregs-mve.ll create mode 100644 llvm/test/CodeGen/Thumb2/inlineasm-mve.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-basic.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-bitcasts.ll create mode 100644 llvm/test/CodeGen/X86/peephole-fold-testrr.mir create mode 100644 llvm/test/MC/AMDGPU/elf-lds-error.s create mode 100644 llvm/test/MC/AMDGPU/elf-lds.s create mode 100644 llvm/test/MC/ARM/fp-armv8-m.s create mode 100644 llvm/test/MC/ARM/mve-load-store.s create mode 100644 llvm/test/MC/ARM/mve-misc.s create mode 100644 llvm/test/MC/ARM/no-mve.s create mode 100644 llvm/test/MC/Disassembler/ARM/mve-load-store.txt create mode 100644 llvm/test/MC/Disassembler/ARM/mve-misc.txt create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/cond-mov.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/massive.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/multiblock-massive.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/revert-after-call.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/revert-after-spill.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/size-limit.mir create mode 100644 llvm/test/Transforms/HardwareLoops/ARM/switch.mir create mode 100644 llvm/test/Transforms/InstCombine/shl-unsigned-cmp-const.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/supernode.ll create mode 100644 llvm/test/tools/obj2yaml/duplicate-symbol-and-section-names.test create mode 100644 llvm/test/tools/yaml2obj/duplicate-section-names.test create mode 100644 llvm/test/tools/yaml2obj/duplicate-symbol-names.test