This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from b4a4ed429cb AMDGPU: Treat undef as an inline immediate new 9af3d6f06f1 [InstCombine] add commuted variants for power-of-2 checks; NFC new 47b8de0499d [AMDGPU] gfx10 tests. NFC.
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: test/CodeGen/AMDGPU/gfx10-vop-literal.ll | 64 + test/CodeGen/AMDGPU/hsa.ll | 19 +- test/CodeGen/AMDGPU/idot2.ll | 430 + test/CodeGen/AMDGPU/idot4s.ll | 154 + test/CodeGen/AMDGPU/idot4u.ll | 318 + test/CodeGen/AMDGPU/idot8s.ll | 412 + test/CodeGen/AMDGPU/idot8u.ll | 422 + test/CodeGen/AMDGPU/mixed-wave32-wave64.ll | 41 + test/CodeGen/AMDGPU/mixed_wave32_wave64.ll | 107 + test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 479 +- .../optimize-negated-cond-exec-masking-wave32.mir | 361 + test/MC/AMDGPU/gfx10-vop2be-literal.s | 7 + test/MC/AMDGPU/gfx10_asm_all.s | 131121 ++++++++++++++++++ test/MC/AMDGPU/gfx10_asm_dpp16.s | 682 + test/MC/AMDGPU/gfx10_asm_dpp8.s | 559 + test/MC/AMDGPU/gfx10_asm_err.s | 275 + test/MC/AMDGPU/lds_direct-gfx10.s | 59 + .../Disassembler/AMDGPU/gfx10-vop2be-literal.txt | 7 + test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 98845 +++++++++++++ test/MC/Disassembler/AMDGPU/gfx10_dasm_dpp16.txt | 650 + test/MC/Disassembler/AMDGPU/gfx10_dasm_dpp8.txt | 546 + test/Transforms/InstCombine/ispow2.ll | 47 + 22 files changed, 235414 insertions(+), 191 deletions(-) create mode 100644 test/CodeGen/AMDGPU/gfx10-vop-literal.ll create mode 100644 test/CodeGen/AMDGPU/mixed-wave32-wave64.ll create mode 100644 test/CodeGen/AMDGPU/mixed_wave32_wave64.ll create mode 100644 test/CodeGen/AMDGPU/optimize-negated-cond-exec-masking-wave32.mir create mode 100644 test/MC/AMDGPU/gfx10-vop2be-literal.s create mode 100644 test/MC/AMDGPU/gfx10_asm_all.s create mode 100644 test/MC/AMDGPU/gfx10_asm_dpp16.s create mode 100644 test/MC/AMDGPU/gfx10_asm_dpp8.s create mode 100644 test/MC/AMDGPU/gfx10_asm_err.s create mode 100644 test/MC/AMDGPU/lds_direct-gfx10.s create mode 100644 test/MC/Disassembler/AMDGPU/gfx10-vop2be-literal.txt create mode 100644 test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt create mode 100644 test/MC/Disassembler/AMDGPU/gfx10_dasm_dpp16.txt create mode 100644 test/MC/Disassembler/AMDGPU/gfx10_dasm_dpp8.txt