This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 3772549 Make some LLVM_CONSTEXPR variables const. NFC. new cf1269a [libFuzzer] simplify the code, NFC new 690a3cb MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated [...] new 816e968 Update a comment.

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/MIRYamlMapping.h | 3 - include/llvm/CodeGen/MachineFunction.h | 6 +- lib/Analysis/AliasAnalysisSummary.cpp | 5 +- lib/CodeGen/ExecutionDepsFix.cpp | 2 +- lib/CodeGen/FuncletLayout.cpp | 2 +- lib/CodeGen/IfConversion.cpp | 2 +- lib/CodeGen/ImplicitNullChecks.cpp | 2 +- lib/CodeGen/LiveDebugValues.cpp | 2 +- lib/CodeGen/MIRParser/MIRParser.cpp | 6 +- lib/CodeGen/MIRPrinter.cpp | 2 - lib/CodeGen/MachineCopyPropagation.cpp | 2 +- lib/CodeGen/MachineFunction.cpp | 2 +- lib/CodeGen/MachineVerifier.cpp | 11 +- lib/CodeGen/PatchableFunction.cpp | 2 +- lib/CodeGen/PostRASchedulerList.cpp | 2 +- lib/CodeGen/PrologEpilogInserter.cpp | 2 +- lib/CodeGen/RegAllocFast.cpp | 2 +- lib/CodeGen/StackMapLivenessAnalysis.cpp | 2 +- lib/CodeGen/VirtRegMap.cpp | 2 +- lib/Fuzzer/FuzzerInternal.h | 13 +- lib/Fuzzer/FuzzerLoop.cpp | 159 ++++++++++----------- lib/Target/AArch64/AArch64A53Fix835769.cpp | 2 +- lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp | 2 +- lib/Target/AArch64/AArch64CollectLOH.cpp | 2 +- .../AArch64/AArch64DeadRegisterDefinitionsPass.cpp | 2 +- lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp | 2 +- .../AArch64/AArch64RedundantCopyElimination.cpp | 2 +- lib/Target/ARM/ARMConstantIslandPass.cpp | 2 +- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 2 +- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 2 +- lib/Target/ARM/ARMOptimizeBarriersPass.cpp | 2 +- lib/Target/ARM/Thumb2ITBlockPass.cpp | 2 +- lib/Target/ARM/Thumb2SizeReduction.cpp | 2 +- lib/Target/Hexagon/HexagonCFGOptimizer.cpp | 2 +- lib/Target/Hexagon/HexagonCopyToCombine.cpp | 2 +- lib/Target/Hexagon/HexagonFixupHwLoops.cpp | 2 +- lib/Target/Hexagon/HexagonFrameLowering.cpp | 2 +- lib/Target/Hexagon/HexagonGenMux.cpp | 2 +- lib/Target/Hexagon/HexagonNewValueJump.cpp | 2 +- lib/Target/Hexagon/HexagonRDFOpt.cpp | 2 +- .../Hexagon/HexagonSplitConst32AndConst64.cpp | 2 +- lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 2 +- lib/Target/Lanai/LanaiDelaySlotFiller.cpp | 2 +- lib/Target/Lanai/LanaiMemAluCombiner.cpp | 2 +- lib/Target/MSP430/MSP430BranchSelector.cpp | 2 +- lib/Target/Mips/MipsConstantIslandPass.cpp | 2 +- lib/Target/Mips/MipsDelaySlotFiller.cpp | 2 +- lib/Target/Mips/MipsHazardSchedule.cpp | 2 +- lib/Target/Mips/MipsLongBranch.cpp | 2 +- lib/Target/PowerPC/PPCBranchSelector.cpp | 2 +- lib/Target/PowerPC/PPCEarlyReturn.cpp | 2 +- lib/Target/Sparc/DelaySlotFiller.cpp | 2 +- lib/Target/SystemZ/SystemZElimCompare.cpp | 2 +- lib/Target/SystemZ/SystemZLongBranch.cpp | 2 +- lib/Target/SystemZ/SystemZShortenInst.cpp | 2 +- .../WebAssembly/WebAssemblyTargetMachine.cpp | 2 +- lib/Target/X86/X86ExpandPseudo.cpp | 2 +- lib/Target/X86/X86FixupBWInsts.cpp | 2 +- lib/Target/X86/X86FixupLEAs.cpp | 2 +- lib/Target/X86/X86FloatingPoint.cpp | 2 +- lib/Target/X86/X86PadShortFunction.cpp | 2 +- lib/Target/X86/X86VZeroUpper.cpp | 2 +- lib/Target/XCore/XCoreFrameToArgsOffsetElim.cpp | 2 +- test/CodeGen/AArch64/ldst-opt-dbg-limit.mir | 2 - test/CodeGen/AArch64/movimm-wzr.mir | 1 - test/CodeGen/ARM/ARMLoadStoreDBG.mir | 1 - test/CodeGen/Hexagon/ifcvt-impuse-livein.mir | 1 - .../MIR/AArch64/inst-size-tlsdesc-callseq.mir | 1 - test/CodeGen/MIR/AArch64/machine-dead-copy.mir | 20 ++- test/CodeGen/MIR/ARM/sched-it-debug-nodes.mir | 1 - test/CodeGen/MIR/Hexagon/anti-dep-partial.mir | 1 - test/CodeGen/MIR/Lanai/peephole-compare.mir | 9 -- test/CodeGen/PowerPC/aantidep-def-ec.mir | 1 - test/CodeGen/PowerPC/addisdtprelha-nonr3.mir | 1 - test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir | 1 - test/CodeGen/X86/eflags-copy-expansion.mir | 1 - test/CodeGen/X86/fixup-bw-copy.mir | 7 - test/CodeGen/X86/implicit-null-checks.mir | 4 - test/CodeGen/X86/machine-copy-prop.mir | 12 -- test/CodeGen/X86/pr27681.mir | 1 - .../DebugInfo/MIR/X86/live-debug-values-3preds.mir | 1 - test/DebugInfo/MIR/X86/live-debug-values.mir | 1 - 82 files changed, 156 insertions(+), 226 deletions(-)