This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/gnu-master-arm-spec2k6-O3_LTO in repository toolchain/ci/binutils-gdb.

from c44ea3aef6 Automatic date update in version.in adds 34d8e6d0c5 PR26435, PR26436 UBSAN: elf32-cr16.c:928 left shift adds c930281005 PR26437, PR26438 UBSAN: tc-cr16.c left shifts and overflows adds 2781f857e6 cr16 disassembly error of disp20 fields adds 54b8331d0b readelf: ubsan: shift exponent 32 is too large adds d0ed6fddfa changelog PR fix adds 42afa120eb ld: Add $NOSANTIZE_CFLAGS to more linker tests adds 18856f435e Automatic date update in version.in adds dd221981c4 CSKY: Add warning when -mdsp and -mcpu=ck803ern are both added. adds e2e82b115c CSKY: Refine operand format error reporting. adds e840f2e3e2 [gdb/testsuite] Add nopie to gdb.base/eh_return.exp adds 737d219034 tic4x-coff: ubsan: various shift UB adds 8f383897b6 mn10300: ubsan: shift exponent too large adds 26e3de8e0a PR26509 UBSAN: tc-z80.c:3656 shift exponent is too large adds c1f138f955 PR26442 UBSAN: elf32-crx.c:512 cannot be represented in int adds 880fc278ca crx: ubsan: cannot be represented adds f2173852cf PR26445 UBSAN: elf32-csky.c:4115 left shift of negative value adds a148a448ec PR26457 UBSAN: som.c:1794 left shift cannot be represented adds 108f6f97bd PR26461 UBSAN: elfxx-ia64.c:747 cannot be represented adds 1a211fc7d8 PR26466 UBSAN: elf32-mep.c:300 left shift of negative value adds 227d539b17 PR26476, PR26477 UBSAN: elfxx-mips.c:2695,5370 cannot be rep [...] adds 1174d92070 PR26493 UBSAN: elfnn-riscv.c left shift of negative value adds 169ec51259 PR26493 UBSAN: tc-riscv.c left shift negative and not representable adds 7a5dd76f3c PR26468 UBSAN: tc-mep.c:1684 left shift of negative value adds 46021a61e4 PR26471 UBSAN: tc-metag.c:7038 left shift cannot be represented adds e0fd91ef81 PR26472, PR26473, PR26474 UBSAN: tc-mips.c shift left UB adds baeb994f3f PR26479 UBSAN: tc-nios2.c:244 left shift cannot be represented adds 51bf29b1f7 PR26480 UBSAN: tc-nios2.c:1634 left shift cannot be represented adds 548c8b2ba7 PR26495 UBSAN: tc-score.c, tc-score7.c left shift of negative value adds 8659fff005 PR26497 UBSAN: tc-sh.c:2467 left shift cannot be represented adds 94f360ea2f PR26502 UBSAN: tc-tic6x.c left shift of negative value adds 8e82201777 PR26503 UBSAN: tc-v850.c:1447 left shift cannot be represented adds 06de2e0da2 PR26510 UBSAN: tc-z8k.c left shift of negative value adds fe1fe7eae9 gdb: remove NULL_TYPE adds 8efaf6b352 gdb: make frame_unwind_got_optimized return a not_lval value adds 84154d166a gdb: introduce explicit outer frame id kind adds 22b9b4b05b gdb: support frames inlined into the outer frame adds f3bd50f198 gdb: fix nits in previous patches adds 6a42ec96ca Automatic date update in version.in adds 2de01bdb2e gdb: fix indentation of struct field_info adds 264fc0e27b gdb: change type of field_info::non_public_fields to bool adds 973695d6bb Work around incorrect/broken pathnames in NT_FILE note adds efe24f056f corefile.exp: XFAIL warning-free test when testing on docker adds 00c91124d4 PR26423 UBSAN: elf32-arm.c:10237 left shift cannot be represented adds f911bb2201 PR26429 UBSAN: elf32-arm.c load /store misaligned address adds 7af677524e PR26420, PR26421, PR26425, PR26427 UBSAN: tc-arm.c left shifts adds 821e059c26 arm: ubsan: shift exponent 4G adds 8dbe96f070 mep: ubsan: mep-ibld.c:1635,1645,1652 left shift of negative value adds 4c8584be76 ELF: Document the .tls_common directive adds ef5e5b0b65 gdb: change bcache::insert `added` parameter to bool adds 7d0a7dce39 Automatic date update in version.in adds e61ef79e3a CSKY: Refine literals pool dump process and float register parser. adds 8119cc3837 CSKY: Fix Encode of mulsws. adds 4211a34001 CSKY: Add CPU CK803r3. adds f6e6b05211 32-bit host pdp11 breakage adds 2f26cc79cc ubasn: elf32-pru.c:570 left shift of negative value adds 26009aa763 ubsan elfnn-aarch64.c:7142 shift exponent 32 is too large adds 839f41a323 ubsan: objdump.c:3009 negation of -2147483648 adds 251150adb1 ubsan: bfin-lex.l:503 left shift cannot be represented adds 4dda287bf6 ubsan: obj-macho.c:503 left shift cannot be represented adds 17e782e94f ubsan: rx-parse.y:1743 shift exponent 32 is too large adds 602e9f0ae7 ubsan: tc-d30v.c left shift cannot be represented adds 7697028a6c ubsan: tc-mips.c:9606 shift exponent 32 is too large adds 1929210d46 ubsan: tc-nios2.c:1403 shift exponent 32 is too large adds 6228e2790a ubsan: tc-sparc.c:1146 left shift cannot be represented adds 01a6f9da64 ubsan: tc-z80.c:3656 shift exponent 32 is too large adds c77a6ef610 ubsan: expr.c:1725,1741 signed integer overflow adds 427202d967 ubsan: bfin-dis.c:160 shift exponent 32 is too large adds ae3e98b418 ubsan: *-ibld.c adds 3c5097eae4 ubsan: crx-dis.c:571 left shift of negative value adds caf4537af5 ubsan: csky-dis.c:1038 left shift cannot be represented adds b4b393495f ubsan: i386-dis.c adds 7c80dd4c2c ubsan: v850-opc.c:412 left shift cannot be represented adds 02c6f3f1fc Do not auto-dereference null pointers in Ada MI varobj adds c5065df043 gdb: remove maint_print_section_data adds 8807b2206d Automatic date update in version.in adds d48b742bc1 heap use after free in xcoff_archive_info_eq adds 72bd6912ea RISC-V: Improve the error message for the mis-matched ISA versions. adds 32f0ce4db9 RISC-V: Report warnings rather than errors for the mis-match [...] adds 9184ef8a92 RISC-V: Minor cleanup and typos when merging elf attributes.

No new revisions were added by this update.

Summary of changes: bfd/ChangeLog | 113 ++ bfd/elf-m10300.c | 18 +- bfd/elf32-arm.c | 35 +- bfd/elf32-cr16.c | 5 +- bfd/elf32-crx.c | 21 +- bfd/elf32-csky.c | 24 +- bfd/elf32-mep.c | 80 +- bfd/elf32-pru.c | 2 +- bfd/elfnn-aarch64.c | 2 +- bfd/elfnn-riscv.c | 101 +- bfd/elfxx-ia64.c | 6 +- bfd/elfxx-mips.c | 10 +- bfd/elfxx-riscv.c | 12 +- bfd/mep-relocs.pl | 19 +- bfd/reloc.c | 5 +- bfd/version.h | 2 +- bfd/xcofflink.c | 2 +- binutils/ChangeLog | 9 + binutils/objdump.c | 4 +- binutils/readelf.c | 2 +- cpu/ChangeLog | 6 + cpu/mep-core.cpu | 10 +- gas/ChangeLog | 240 +++ gas/config/bfin-lex.l | 2 +- gas/config/obj-macho.c | 2 +- gas/config/rx-parse.y | 48 +- gas/config/tc-arm.c | 156 +- gas/config/tc-cr16.c | 1588 ++++++++++---------- gas/config/tc-crx.c | 224 ++- gas/config/tc-csky.c | 390 +++-- gas/config/tc-d30v.c | 4 +- gas/config/tc-mep.c | 4 +- gas/config/tc-metag.c | 2 +- gas/config/tc-mips.c | 25 +- gas/config/tc-nios2.c | 8 +- gas/config/tc-pdp11.c | 2 + gas/config/tc-riscv.c | 34 +- gas/config/tc-score.c | 12 +- gas/config/tc-score7.c | 18 +- gas/config/tc-sh.c | 12 +- gas/config/tc-sparc.c | 2 +- gas/config/tc-tic4x.c | 16 +- gas/config/tc-tic6x.c | 42 +- gas/config/tc-v850.c | 2 +- gas/config/tc-z80.c | 2 +- gas/config/tc-z8k.c | 16 +- gas/doc/as.texi | 13 + gas/expr.c | 8 +- gas/testsuite/gas/cr16/cbitb_test.d | 10 +- gas/testsuite/gas/cr16/cbitw_test.d | 20 +- gas/testsuite/gas/cr16/sbitb_test.d | 10 +- gas/testsuite/gas/cr16/sbitw_test.d | 20 +- gas/testsuite/gas/cr16/storb_test.d | 10 +- gas/testsuite/gas/cr16/storw_test.d | 10 +- gas/testsuite/gas/cr16/tbitb_test.d | 10 +- gas/testsuite/gas/cr16/tbitw_test.d | 20 +- gas/testsuite/gas/csky/cskyv2_dsp.d | 2 +- gdb/ChangeLog | 75 + gdb/ada-lang.c | 96 +- gdb/ada-varobj.c | 6 + gdb/bcache.c | 10 +- gdb/bcache.h | 4 +- gdb/corelow.c | 84 +- gdb/dwarf2/read.c | 60 +- gdb/eval.c | 168 +-- gdb/f-lang.c | 12 +- gdb/frame-unwind.c | 14 +- gdb/frame-unwind.h | 3 + gdb/frame.c | 23 +- gdb/frame.h | 9 +- gdb/gdbtypes.c | 2 +- gdb/gdbtypes.h | 2 - gdb/inline-frame.c | 4 - gdb/maint.c | 101 +- gdb/opencl-lang.c | 35 +- gdb/psymtab.c | 11 +- gdb/rust-lang.c | 22 +- gdb/testsuite/ChangeLog | 34 + gdb/testsuite/gdb.ada/mi_var_access.exp | 22 + gdb/testsuite/gdb.ada/mi_var_access/mi_access.adb | 4 +- gdb/testsuite/gdb.ada/mi_var_array.exp | 10 +- gdb/testsuite/gdb.base/corefile.exp | 7 + gdb/testsuite/gdb.base/corefile2.exp | 27 + gdb/testsuite/gdb.base/eh_return.exp | 3 +- gdb/testsuite/gdb.dwarf2/dw2-reg-undefined.exp | 12 + .../gdb.dwarf2/frame-inlined-in-outer-frame.S | 137 ++ .../gdb.dwarf2/frame-inlined-in-outer-frame.exp | 114 ++ include/ChangeLog | 27 + include/opcode/csky.h | 1 + include/opcode/riscv.h | 8 +- include/opcode/v850.h | 2 +- include/som/aout.h | 28 +- ld/ChangeLog | 40 + ld/testsuite/ld-elf/dwarf.exp | 4 + ld/testsuite/ld-elf/shared.exp | 4 + ld/testsuite/ld-elfvsb/elfvsb.exp | 13 +- .../ld-riscv-elf/attr-merge-arch-failed-01.d | 8 +- .../ld-riscv-elf/attr-merge-arch-failed-01a.s | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-01b.s | 2 +- .../ld-riscv-elf/attr-merge-arch-failed-02.d | 27 + .../ld-riscv-elf/attr-merge-arch-failed-02a.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02b.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02c.s | 1 + .../ld-riscv-elf/attr-merge-arch-failed-02d.s | 1 + .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 1 + ld/testsuite/ld-scripts/sysroot-prefix.exp | 2 +- ld/testsuite/ld-shared/shared.exp | 6 + ld/testsuite/ld-size/size.exp | 7 +- opcodes/ChangeLog | 78 + opcodes/bfin-dis.c | 2 +- opcodes/bpf-ibld.c | 8 +- opcodes/cgen-ibld.in | 8 +- opcodes/cr16-dis.c | 114 +- opcodes/crx-dis.c | 148 +- opcodes/csky-dis.c | 3 +- opcodes/csky-opc.h | 6 +- opcodes/epiphany-ibld.c | 8 +- opcodes/fr30-ibld.c | 8 +- opcodes/frv-ibld.c | 8 +- opcodes/i386-dis.c | 26 +- opcodes/ip2k-ibld.c | 8 +- opcodes/iq2000-ibld.c | 8 +- opcodes/lm32-ibld.c | 8 +- opcodes/m32c-ibld.c | 8 +- opcodes/m32r-ibld.c | 8 +- opcodes/mep-ibld.c | 18 +- opcodes/mt-ibld.c | 8 +- opcodes/or1k-ibld.c | 8 +- opcodes/v850-opc.c | 142 +- opcodes/xc16x-ibld.c | 8 +- opcodes/xstormy16-ibld.c | 8 +- 137 files changed, 3284 insertions(+), 2158 deletions(-) create mode 100644 gdb/testsuite/gdb.dwarf2/frame-inlined-in-outer-frame.S create mode 100644 gdb/testsuite/gdb.dwarf2/frame-inlined-in-outer-frame.exp create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02.d create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02a.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02b.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02c.s create mode 100644 ld/testsuite/ld-riscv-elf/attr-merge-arch-failed-02d.s