This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/llvm-project.

from c2751737e58 [X86] Handle MO_ConstantPoolIndex in X86AsmPrinter::PrintOperand adds 89453d186dc [NFC]: Fix PVS Studio warning in LoopNestAnalysis Summary:T [...] adds d890620fb27 [MC] Clean up MacroInstantiation. NFC adds 811a031c36f CodeGenRegBank - make functions const to fix cppcheck warnings. adds eb79d2da8a5 Path - fix uninitialized variable warnings. NFCI. adds b96ebc0a424 PODSmallVector - fix MSVC uninitialized variable warnings. NFCI. adds 616a7f6ca0a TableGen - fix uninitialized variable warnings. NFCI. adds a3c715e9788 Twine - fix uninitialized variable warnings. NFCI. adds 446581a3002 [NFC][Codegen] Add `x u% C1 == C2` with C1 u<= C2 tautologi [...] adds 6c94068da99 [Driver] Remove unused variable. NFC. adds 4ff246fef25 Remove unused variable (which allows us to remove vector in [...] adds ef02831f0a4 [InstCombine] avoid crash from deleting an instruction that [...] adds be0fead7bff [RISCV][NFC] Add CFI-related tests adds 1c737f54bee [RISCV] Fix CFA when doing split sp adjustment with fp adds b0ac26a6326 Revert "[InstCombine] avoid crash from deleting an instruct [...] adds bcca123bd0c Docs: Updates Sphinx Quickstart template for new contributors adds 7874db75ef4 [NFC][Codegen] Add `x u% C1 == C2` with C1 u> C2 non-tautol [...] adds 8e9e433a2af clang/Modules: Remove unused parameter from ModuleManager:: [...] adds c250ebf7bca getArgOperandNo helper function. adds 56b2aee1875 [InstCombine] avoid crash from deleting an instruction that [...] adds d115b9fd4a4 Revert "[InstCombine] avoid crash from deleting an instruct [...] adds d37db750c25 [InstCombine] Add a test case for suboptimal handling of (d [...] adds aafde063aaf [InstCombine] Turn (extractelement <1 x i64/double> (bitcas [...] adds 3d3445e3e69 Revert "Fixed a profdata file size detection on Windows system." new 6ef63638cb8 [DirectedGraph]: Add setTargetNode member function Summary: [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang/include/clang/Serialization/ModuleManager.h | 4 +- clang/lib/Driver/ToolChains/Darwin.cpp | 1 - clang/lib/Serialization/ASTReader.cpp | 6 +- clang/lib/Serialization/ModuleManager.cpp | 5 +- llvm/docs/SphinxQuickstartTemplate.rst | 103 ++--- llvm/include/llvm/ADT/DirectedGraph.h | 3 + llvm/include/llvm/ADT/Twine.h | 4 +- llvm/include/llvm/Demangle/ItaniumDemangle.h | 2 +- llvm/include/llvm/IR/InstrTypes.h | 13 + llvm/include/llvm/Support/Path.h | 16 +- llvm/lib/Analysis/LoopCacheAnalysis.cpp | 6 +- llvm/lib/MC/MCParser/AsmParser.cpp | 18 +- llvm/lib/TableGen/TGLexer.h | 10 +- llvm/lib/TableGen/TGParser.h | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 42 +- llvm/lib/Transforms/IPO/Attributor.cpp | 4 +- .../InstCombine/InstCombineVectorOps.cpp | 7 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 3 - llvm/test/CodeGen/AArch64/urem-seteq-nonzero.ll | 247 ++++++++++++ .../test/CodeGen/AArch64/urem-seteq-vec-nonzero.ll | 118 ++++++ .../CodeGen/AArch64/urem-seteq-vec-tautological.ll | 127 ++++++ llvm/test/CodeGen/RISCV/frame-info.ll | 245 +++++++++++- llvm/test/CodeGen/RISCV/large-stack.ll | 8 +- llvm/test/CodeGen/RISCV/vararg.ll | 260 +++++++++++- llvm/test/CodeGen/X86/urem-seteq-nonzero.ll | 434 +++++++++++++++++++++ llvm/test/CodeGen/X86/urem-seteq-vec-nonzero.ll | 434 +++++++++++++++++++++ .../CodeGen/X86/urem-seteq-vec-tautological.ll | 347 ++++++++++++++++ .../Transforms/InstCombine/bitcast-vec-canon.ll | 14 +- llvm/test/tools/llvm-profdata/show-prof-size.test | 2 +- llvm/utils/TableGen/CodeGenRegisters.h | 8 +- 30 files changed, 2360 insertions(+), 133 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/urem-seteq-nonzero.ll create mode 100644 llvm/test/CodeGen/AArch64/urem-seteq-vec-nonzero.ll create mode 100644 llvm/test/CodeGen/AArch64/urem-seteq-vec-tautological.ll create mode 100644 llvm/test/CodeGen/X86/urem-seteq-nonzero.ll create mode 100644 llvm/test/CodeGen/X86/urem-seteq-vec-nonzero.ll create mode 100644 llvm/test/CodeGen/X86/urem-seteq-vec-tautological.ll