This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 868fc62791b RISC-V: Avoid redundant sign-extension for SImode SGE, SGEU [...] new 940d5b56990 riscv: improve cost model for loading 64bit constant in rv32

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/riscv.cc | 24 +++++++++++++ .../gcc.target/riscv/rv32-load-64bit-constant.c | 40 ++++++++++++++++++++++ 2 files changed, 64 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rv32-load-64bit-constant.c