This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/gcc.

from 5ab67cdee61 aarch64: Tighten condition on sve/sel* tests adds 3ddc18251a8 tree-optimization/92645 - improve SLP with existing vectors adds cf7a3353061 aarch64: Add support for unpacked SVE MLA and MAD adds 264a1269b44 aarch64: Add support for unpacked SVE MLS and MSB adds 11cbea852b0 c++: Fix cp_build_function_call_vec [PR 98626] adds a2d04f3d2c9 mklog: support define_insn_and_split format adds 285fa338b06 tree-optimization/92645 - avoid harmful early BIT_FIELD_REF [...] adds 7d7ef413ef1 gcc-changelog: Support multiline parentheses wrapping adds 8fc183ccd06 match.pd: Fold (~X | C) ^ D into (X | C) ^ (~D ^ C) if (~D [...] adds 796ead19f85 c++: Failure to lookup using-decl name [PR98231] adds 8cba7cb3202 or1k: Implement profile hook calling _mcount adds e1171c32502 or1k: Add builtin define to detect hard float adds b77f6d2fa84 or1k: Support for softfloat to emulate hw exceptions adds 6ed637c585b or1k: Add note to indicate execstack adds e40fdcc4f42 or1k: Fixup exception header data encodings adds be0851b8e93 Daily bump. adds c7f1ff01a23 aarch64: Reimplement vmovn_high_* intrinsics using builtins adds 52cd1cd1b67 aarch64: reimplement vqmovn_high* intrinsics using builtins adds 48f8d1d48f2 aarch64: Reimplememnt vmovn/vmovl intrinsics with builtins instead adds e45c41988bf vect: Account for unused IFN_LOAD_LANES results new 8f8762a2e86 match.pd: Optimize ~(X >> Y) to ~X >> Y if ~X can be simpli [...] new 0efdc7b31c2 i386: Fix the pmovzx SSE4.1 define_insn_and_split patterns [...] new 08a4adcf2b6 i386: Remove reduntand assignment in i386-options.c [PR98671]

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: contrib/ChangeLog | 21 +++ contrib/gcc-changelog/git_commit.py | 32 +++- contrib/gcc-changelog/test_email.py | 8 + contrib/gcc-changelog/test_patches.txt | 62 ++++++++ contrib/mklog.py | 12 +- contrib/test_mklog.py | 42 +++++ gcc/ChangeLog | 164 +++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/aarch64/aarch64-simd-builtins.def | 15 ++ gcc/config/aarch64/aarch64-simd.md | 89 +++++++++++ gcc/config/aarch64/aarch64-sve.md | 176 ++++++++++----------- gcc/config/aarch64/arm_neon.h | 111 ++++--------- gcc/config/aarch64/iterators.md | 6 +- gcc/config/i386/i386-options.c | 11 +- gcc/config/i386/i386-options.h | 2 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/i386.h | 4 +- gcc/config/i386/sse.md | 15 +- gcc/config/or1k/linux.h | 2 + gcc/config/or1k/or1k.h | 21 ++- gcc/cp/ChangeLog | 13 ++ gcc/cp/module.cc | 4 +- gcc/cp/name-lookup.c | 10 ++ gcc/cp/name-lookup.h | 1 + gcc/cp/pt.c | 3 + gcc/match.pd | 26 ++- gcc/testsuite/ChangeLog | 80 ++++++++++ gcc/testsuite/g++.dg/lookup/using63.C | 17 ++ gcc/testsuite/g++.target/aarch64/sve/cond_mla_1.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mla_2.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mla_3.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mla_4.C | 36 +++++ gcc/testsuite/g++.target/aarch64/sve/cond_mla_5.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mls_1.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mls_2.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mls_3.C | 33 ++++ gcc/testsuite/g++.target/aarch64/sve/cond_mls_4.C | 36 +++++ gcc/testsuite/g++.target/aarch64/sve/cond_mls_5.C | 33 ++++ gcc/testsuite/gcc.dg/pr69047.c | 4 +- gcc/testsuite/gcc.dg/tree-ssa/pr96688.c | 24 +++ gcc/testsuite/gcc.dg/tree-ssa/pr96691.c | 21 +++ gcc/testsuite/gcc.dg/tree-ssa/reassoc-37.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-54.c | 6 +- .../gcc.target/aarch64/narrow_high-intrinsics.c | 6 +- .../gcc.target/aarch64/sve/cost_model_11.c | 12 ++ .../gcc.target/aarch64/sve/mask_struct_load_5.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/mla_2.c | 34 ++++ gcc/testsuite/gcc.target/aarch64/sve/mls_2.c | 34 ++++ gcc/testsuite/gcc.target/i386/pr66821.c | 2 +- gcc/testsuite/gcc.target/i386/pr92645-6.c | 34 ++++ gcc/testsuite/gcc.target/i386/pr92645-7.c | 24 +++ gcc/testsuite/gcc.target/i386/pr98670.c | 16 ++ gcc/tree-vect-slp.c | 31 +++- gcc/tree-vect-stmts.c | 24 +++ libgcc/ChangeLog | 17 ++ libgcc/config/or1k/sfp-machine.h | 41 ++++- libstdc++-v3/ChangeLog | 4 + 57 files changed, 1413 insertions(+), 212 deletions(-) create mode 100644 gcc/testsuite/g++.dg/lookup/using63.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_5.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_5.C create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96688.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96691.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cost_model_11.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mls_2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92645-6.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92645-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98670.c