This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 1b5988377da [x86] add test for false dependency with minsize (PR43239); NFC new 62632b78b01 [IfConversion] Correctly handle cases where analyzeBranch fails. new ec4cccf933b AMDGPU/GlobalISel: Select fmed3 new 6d85c15b5ff AMDGPU/GlobalISel: Select llvm.amdgcn.class

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/CodeGen/IfConversion.cpp | 6 + lib/Target/AMDGPU/AMDGPUGISel.td | 12 ++ lib/Target/AMDGPU/AMDGPUInstrInfo.td | 12 +- lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 37 ++++ lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 7 + lib/Target/AMDGPU/VOPCInstructions.td | 3 + .../AMDGPU/GlobalISel/inst-select-amdgcn.class.mir | 173 +++++++++++++++++ .../GlobalISel/inst-select-amdgcn.class.s16.mir | 98 ++++++++++ .../AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir | 205 +++++++++++++++++++++ .../GlobalISel/inst-select-amdgcn.fmed3.s16.mir | 61 ++++++ .../ARM/ifcvt-diamond-unanalyzable-common.mir | 5 +- 11 files changed, 614 insertions(+), 5 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.class.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.class.s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.s16.mir