This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-defconfig in repository toolchain/ci/gcc.

from 5194b51ed97 PR c++/93286 - ICE with __is_constructible and variadic template. adds f17f6127f8e contrib/gcc_update: Insert "tformat:" for git log --pretty= [...] adds 2b3534a3122 ChangeLog fixes. adds 40111910b0a testsuite: Unbreak compat.exp testing with alt compiler PR93294 adds dc9ba9d045d vect: Fix ICE in vectorizable_comparison PR93292 adds e4a5f73449d PATCH] Fortran: PR93263 -fno-automatic and RECURSIVE adds 507de5ee23e gimplifier: handle POLY_INT_CST-sized TARGET_EXPRs adds 865257c447c aarch64: Don't raise FE_INVALID for -__builtin_isgreater [PR93133] adds f788c2d66a6 Add PR number to change log adds e5e07b68187 [AArch64] Fix shrinkwrapping interactions with atomics (PR92692) adds 5f0303833d5 analyzer: fix handling of negative byte offsets (v2) (PR 93281) adds bf09d886a4b [PR93306] Short-circuit has_include adds c60a18f8056 c++: Fix deprecated attribute handling on templates (PR c++/93228) adds eff9c61dfb0 PR c++/92531 - ICE with noexcept(lambda). adds 6ed8c923325 [AArch64] Enable compare branch fusion adds 336e1b950db [AArch64] Enable CLI for Armv8.6-A f64mm adds 9ceec73fc0e [AArch64] [SVE] Implement svld1ro intrinsic. adds f1a7789d0f4 Fix g++ testsuite failure caused by std::is_pod deprecation adds 568f0f355f2 [AArch64] [Obvious] Correct pattern target requirement adds 2c2e9f7a5d4 gdbinit.in: make shorthands accept an explicit argument adds 0ba6a850b59 libstdc++: Fix freestanding build PR 92376) adds 6687d13a87c Rename acc_device_gcn to acc_device_radeon adds 925cef05b89 arm: Unbreak bootstrap adds 674dcc3f738 Fix up ChangeLog. adds 60d616b1f6d [GCC/ARM, 1/2] Add support for ASRL(reg) and LSLL(reg) inst [...] adds a968a40c4ee [GCC/ARM, 2/2] Add support for ASRL(imm), LSLL(imm) and LSR [...] adds 4c9e5b02f08 Add testcase of PR c++/92542, already fixed. adds 7e45138702a Add testcase of PR c++/92542, already fixed. adds 82033483fd7 PR90374 Zero width format specifiers. adds 07c86323a19 analyzer: prevent ICE on isnan (PR 93290) adds 92030203c1d Daily bump. adds e2947cfa2d1 PR93234 INQUIRE on pre-assigned files of ROUND and SIGN properties adds a22a86a18bd arm: fix rtl checking bootstrap (PR target/93312) adds 472ef1d34bb arm: Remove yet another unused variable.

No new revisions were added by this update.

Summary of changes: contrib/ChangeLog | 5 + contrib/gcc_update | 2 +- gcc/ChangeLog | 173 +++++++++++++++++++-- gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 16 ++ gcc/analyzer/region-model.cc | 20 ++- gcc/config/aarch64/aarch64-c.c | 1 + gcc/config/aarch64/aarch64-option-extensions.def | 36 +++-- gcc/config/aarch64/aarch64-protos.h | 1 + gcc/config/aarch64/aarch64-sve-builtins-base.cc | 24 ++- gcc/config/aarch64/aarch64-sve-builtins-base.def | 4 + gcc/config/aarch64/aarch64-sve-builtins-base.h | 1 + gcc/config/aarch64/aarch64-sve-builtins.cc | 6 +- gcc/config/aarch64/aarch64-sve.md | 14 ++ gcc/config/aarch64/aarch64.c | 66 ++++++-- gcc/config/aarch64/aarch64.h | 17 +- gcc/config/aarch64/aarch64.md | 65 +++++--- gcc/config/aarch64/atomics.md | 20 +-- gcc/config/aarch64/constraints.md | 25 +++ gcc/config/aarch64/iterators.md | 6 + gcc/config/aarch64/predicates.md | 16 ++ gcc/config/arm/arm.c | 15 +- gcc/config/arm/arm.md | 38 +++++ gcc/config/arm/constraints.md | 7 +- gcc/config/arm/predicates.md | 9 ++ gcc/config/arm/thumb2.md | 24 +++ gcc/config/arm/vfp.md | 1 - gcc/cp/ChangeLog | 12 ++ gcc/cp/parser.c | 12 +- gcc/cp/pt.c | 17 +- gcc/doc/analyzer.texi | 3 + gcc/doc/invoke.texi | 4 + gcc/fortran/ChangeLog | 8 + gcc/fortran/resolve.c | 3 +- gcc/gdbinit.in | 173 +++++++++++++++------ gcc/gimplify.c | 6 +- gcc/testsuite/ChangeLog | 94 +++++++++-- gcc/testsuite/g++.dg/cpp0x/std-layout1.C | 1 + gcc/testsuite/g++.dg/cpp1y/attr-deprecated-3.C | 13 ++ gcc/testsuite/g++.dg/cpp1z/constexpr-lambda25.C | 7 + gcc/testsuite/g++.dg/opt/pr93292.C | 18 +++ gcc/testsuite/g++.dg/pr92542.C | 15 ++ .../aarch64/sve/acle/general-c++/gimplify_1.C | 4 + gcc/testsuite/gcc.dg/analyzer/pr93290.c | 9 ++ gcc/testsuite/gcc.dg/torture/pr93133.c | 41 +++++ .../gcc.target/aarch64/pragma_cpp_predefs_2.c | 14 ++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c | 119 ++++++++++++++ .../gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c | 119 ++++++++++++++ .../gcc.target/arm/armv8_1m-shift-imm-1.c | 27 ++++ .../gcc.target/arm/armv8_1m-shift-reg-1.c | 20 +++ gcc/testsuite/gfortran.dg/inquire_pre.f90 | 68 ++++++++ gcc/testsuite/gfortran.dg/pr93263_1.f90 | 29 ++++ gcc/testsuite/gfortran.dg/pr93263_2.f90 | 24 +++ gcc/testsuite/lib/c-compat.exp | 10 ++ gcc/tree-vect-stmts.c | 2 +- libcpp/ChangeLog | 6 + libcpp/expr.c | 34 ++-- libgcc/ChangeLog | 2 +- libgfortran/ChangeLog | 14 ++ libgfortran/io/format.c | 4 +- libgfortran/io/unit.c | 16 +- libgfortran/io/write_float.def | 4 +- libgomp/ChangeLog | 25 +++ libgomp/config/accel/openacc.f90 | 4 +- libgomp/openacc.f90 | 4 +- libgomp/openacc.h | 2 +- libgomp/openacc_lib.h | 2 +- libgomp/testsuite/lib/libgomp.exp | 2 +- .../libgomp.oacc-c-c++-common/acc_prof-init-1.c | 2 +- .../libgomp.oacc-c-c++-common/acc_prof-kernels-1.c | 4 +- .../acc_prof-parallel-1.c | 12 +- .../libgomp.oacc-c-c++-common/asyncwait-nop-1.c | 2 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/include/bits/c++config | 5 +- libstdc++-v3/libsupc++/new_opa.cc | 15 ++ 84 files changed, 2496 insertions(+), 228 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1y/attr-deprecated-3.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/constexpr-lambda25.C create mode 100644 gcc/testsuite/g++.dg/opt/pr93292.C create mode 100644 gcc/testsuite/g++.dg/pr92542.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/acle/general-c++/gimplify_1.C create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr93290.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr93133.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/asm/ld1ro_u8.c create mode 100644 gcc/testsuite/gcc.target/arm/armv8_1m-shift-imm-1.c create mode 100644 gcc/testsuite/gcc.target/arm/armv8_1m-shift-reg-1.c create mode 100644 gcc/testsuite/gfortran.dg/inquire_pre.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93263_1.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr93263_2.f90