This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/qemu.

from d52dff5d80 Merge remote-tracking branch 'remotes/marcandre/tags/clip-pu [...] adds 46b3e2548b hw/char: Add config for shakti uart adds 58bde469ba hw/riscv: virt: Move flash node to root adds 65e728a28a target/riscv: Correct a comment in riscv_csrrw() adds a8b37120d4 target/riscv: Don't wrongly override isa version adds 42109837b5 target/riscv: Add User CSRs read-only check adds 33fcedfac8 hw/riscv/virt.c: Assemble plic_hart_config string with g_strjoinv() adds 4dc06bb816 hw/intc/sifive_clint: Fix muldiv64 overflow in sifive_clint_ [...] adds 4d63ef20cf hw/core/register: Add more 64-bit utilities adds 2a4b408930 hw/registerfields: Use 64-bit bitfield for FIELD_DP64 adds 05b80ed0a1 target/riscv: Use tcg_constant_* adds 9b17ae9c6a tests/tcg/riscv64: Add test for division adds 4a083b563a target/riscv: Clean up division helpers adds 867c81968a target/riscv: Add DisasContext to gen_get_gpr, gen_set_gpr adds ecda15d137 target/riscv: Introduce DisasExtend and new helpers adds 191d1dafae target/riscv: Add DisasExtend to gen_arith* adds afbbec8201 target/riscv: Remove gen_arith_div* adds 8a1b4917c5 target/riscv: Use gen_arith for mulh and mulhu adds b66a0585f0 target/riscv: Move gen_* helpers for RVM adds f84ed8c2df target/riscv: Move gen_* helpers for RVB adds 6090391505 target/riscv: Add DisasExtend to gen_unary adds 89c883091f target/riscv: Use DisasExtend in shift operations adds 23c1088689 target/riscv: Use extracts for sraiw and srliw adds 9b21b64345 target/riscv: Use get_gpr in branches adds 6ecf39e2dd target/riscv: Use {get, dest}_gpr for integer load/store adds 33979526ca target/riscv: Fix rmw_sip, rmw_vsip, rmw_hsip vs write-only [...] adds 377cbb4bdb target/riscv: Fix hgeie, hgeip adds a974879b45 target/riscv: Reorg csr instructions adds cce762a75e target/riscv: Use {get,dest}_gpr for RVA adds 6922eee6ac target/riscv: Use gen_shift_imm_fn for slli_uw adds 75234a2843 target/riscv: Use {get,dest}_gpr for RVF adds 7976837f9a target/riscv: Use {get,dest}_gpr for RVD adds f33960df5b target/riscv: Tidy trans_rvh.c.inc adds 8e034ae44d target/riscv: Use {get,dest}_gpr for RVV adds ec397e90d2 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds fc4d3f35f8 virtio-gpu: no point of checking res->iov adds cdb1fba084 hw/display: Restrict virtio-gpu-udmabuf stubs to !Linux adds b956577af1 ui/console: Restrict udmabuf_fd() to Linux adds 7852a77f59 vga: don't abort when adding a duplicate isa-vga device adds 2b3a98255c hw/display/xlnx_dp: fix an out-of-bounds read in xlnx_dp_read adds 01f750f5fe hw/display/artist: Fix bug in coordinate extraction in artis [...] adds 783aa010ad Merge remote-tracking branch 'remotes/kraxel/tags/vga-202109 [...]

No new revisions were added by this update.

Summary of changes: hw/char/Kconfig | 3 + hw/char/meson.build | 2 +- hw/core/register.c | 12 + hw/display/artist.c | 8 +- hw/display/meson.build | 3 +- hw/display/vga-isa.c | 10 + .../display/virtio-gpu-udmabuf-stubs.c | 0 hw/display/virtio-gpu.c | 2 +- hw/display/xlnx_dp.c | 6 +- hw/intc/sifive_clint.c | 25 +- hw/riscv/Kconfig | 5 +- hw/riscv/virt.c | 35 +- include/hw/register.h | 8 + include/hw/registerfields.h | 10 +- include/ui/console.h | 2 + stubs/meson.build | 1 - target/riscv/cpu.c | 14 +- target/riscv/csr.c | 59 +- target/riscv/helper.h | 6 +- target/riscv/insn32.decode | 1 + target/riscv/insn_trans/trans_rva.c.inc | 49 +- target/riscv/insn_trans/trans_rvb.c.inc | 366 ++++++++--- target/riscv/insn_trans/trans_rvd.c.inc | 127 ++-- target/riscv/insn_trans/trans_rvf.c.inc | 149 +++-- target/riscv/insn_trans/trans_rvh.c.inc | 266 ++------ target/riscv/insn_trans/trans_rvi.c.inc | 372 ++++++----- target/riscv/insn_trans/trans_rvm.c.inc | 193 ++++-- target/riscv/insn_trans/trans_rvv.c.inc | 149 ++--- target/riscv/op_helper.c | 18 +- target/riscv/translate.c | 689 +++++---------------- tests/qtest/fuzz-xlnx-dp-test.c | 33 + tests/qtest/meson.build | 1 + tests/tcg/riscv64/Makefile.target | 5 + tests/tcg/riscv64/test-div.c | 58 ++ ui/meson.build | 6 +- ui/udmabuf.c | 11 - 36 files changed, 1302 insertions(+), 1402 deletions(-) rename stubs/virtio-gpu-udmabuf.c => hw/display/virtio-gpu-udmabuf-stubs.c (100%) create mode 100644 tests/qtest/fuzz-xlnx-dp-test.c create mode 100644 tests/tcg/riscv64/Makefile.target create mode 100644 tests/tcg/riscv64/test-div.c