This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 80f518b Revert "[mips] Fix c.<cc>.<fmt> instruction definition." new 59282d3 GlobalISel: move type information to MachineRegisterInfo. new bc6470c GlobalISel: fix comments and add assertions for valid instructions. new 3c6f3f0 GlobalISel: remove G_TYPE and G_PHI

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 226 ++++++----- include/llvm/CodeGen/GlobalISel/MachineLegalizer.h | 8 +- include/llvm/CodeGen/MachineInstr.h | 19 +- include/llvm/CodeGen/MachineRegisterInfo.h | 35 +- include/llvm/MC/MCInstrDesc.h | 26 +- include/llvm/Target/GenericOpcodes.td | 193 +++++---- include/llvm/Target/Target.td | 14 + include/llvm/Target/TargetOpcodes.def | 6 - lib/CodeGen/GlobalISel/IRTranslator.cpp | 72 ++-- lib/CodeGen/GlobalISel/InstructionSelect.cpp | 5 +- lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 253 +++++++----- lib/CodeGen/GlobalISel/MachineLegalizeHelper.cpp | 152 ++++--- lib/CodeGen/GlobalISel/MachineLegalizePass.cpp | 10 +- lib/CodeGen/GlobalISel/MachineLegalizer.cpp | 36 +- lib/CodeGen/GlobalISel/RegBankSelect.cpp | 3 +- lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 8 +- lib/CodeGen/MIRParser/MIParser.cpp | 32 +- lib/CodeGen/MIRParser/MIRParser.cpp | 4 +- lib/CodeGen/MIRPrinter.cpp | 18 +- lib/CodeGen/MachineInstr.cpp | 61 +-- lib/CodeGen/MachineRegisterInfo.cpp | 28 +- lib/CodeGen/MachineVerifier.cpp | 39 +- lib/Target/AArch64/AArch64CallLowering.cpp | 4 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 35 +- lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 5 +- .../AArch64/GlobalISel/arm64-callingconv.ll | 48 +-- .../AArch64/GlobalISel/arm64-instructionselect.mir | 204 +++++----- .../AArch64/GlobalISel/arm64-irtranslator.ll | 450 ++++++++++----------- .../AArch64/GlobalISel/arm64-regbankselect.mir | 124 +++--- test/CodeGen/AArch64/GlobalISel/call-translator.ll | 10 +- test/CodeGen/AArch64/GlobalISel/legalize-add.mir | 58 +-- test/CodeGen/AArch64/GlobalISel/legalize-and.mir | 14 +- test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir | 20 +- .../AArch64/GlobalISel/legalize-combines.mir | 70 ++-- .../AArch64/GlobalISel/legalize-constant.mir | 44 +- test/CodeGen/AArch64/GlobalISel/legalize-div.mir | 28 +- test/CodeGen/AArch64/GlobalISel/legalize-ext.mir | 72 ++-- test/CodeGen/AArch64/GlobalISel/legalize-fcmp.mir | 16 +- .../GlobalISel/legalize-ignore-non-generic.mir | 4 +- .../AArch64/GlobalISel/legalize-load-store.mir | 58 +-- test/CodeGen/AArch64/GlobalISel/legalize-mul.mir | 14 +- test/CodeGen/AArch64/GlobalISel/legalize-or.mir | 14 +- test/CodeGen/AArch64/GlobalISel/legalize-rem.mir | 50 +-- .../CodeGen/AArch64/GlobalISel/legalize-simple.mir | 120 +++--- test/CodeGen/AArch64/GlobalISel/legalize-sub.mir | 14 +- test/CodeGen/AArch64/GlobalISel/legalize-xor.mir | 14 +- .../AArch64/GlobalISel/verify-regbankselected.mir | 4 +- .../CodeGen/AArch64/GlobalISel/verify-selected.mir | 10 +- .../AMDGPU/GlobalISel/amdgpu-irtranslator.ll | 2 +- test/CodeGen/MIR/AMDGPU/intrinsics.mir | 4 +- test/CodeGen/MIR/X86/generic-instr-type.mir | 36 +- 51 files changed, 1392 insertions(+), 1402 deletions(-)