This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch releases/gcc-12 in repository gcc.

from 4a9618035a4 Daily bump. new 015848f7014 arm: improve vcreateq* tests new 4aa7b493027 arm: fix 'vmsr' spacing and register capitalization new 96fcd2c47ab arm: improve tests and fix vddupq* new a6cab55acb5 arm: improve tests and fix vdwdupq* new f2477c0eabb arm: improve vidupq* tests new 18c231714fd arm: improve tests and fix vdupq* new 351cc920d8a arm: improve tests and fix vcmp* new 65f3196a223 arm: improve tests for vmin* new 0aad406016e arm: improve tests for vmax* new c67e3f7b05d arm: improve tests for vabavq* new 328de4f103e arm: improve tests for vabdq* new 8aa5cd69d89 arm: improve tests and fix vabsq* new 7d3043505c7 arm: further fix overloading of MVE vaddq[_m]_n intrinsic new bbdf67595a5 arm: propagate fixed overloading of MVE intrinsic scalar pa [...] new 79431d45e2c arm: Explicitly specify other float types for _Generic over [...] new 37d0faa2aa9 arm: Add integer vector overloading of vsubq_x instrinsic new 59e6d480c2c arm: improve tests and fix vadd* new 58a9a523756 arm: improve tests for vmulq* new f47b54aaef9 arm: improve tests and fix vsubq* new c2d80e30ceb arm: improve tests for vfmasq_m* new cfc47e6e672 arm: improve tests for vhaddq_m* new b6314488b4d arm: improve tests for vhsubq_m* new 31d6b46658c arm: improve tests for viwdupq* new 4cd5d4d335d arm: improve tests for vmladavaq* new fd2b43d3ba2 arm: improve tests and fix vmlaldavaxq* new 06c2f515496 arm: improve tests for vmlasq* new aa1c6b2a3c2 arm: improve tests for vqaddq_m* new ec357ce4bce arm: improve tests for vqdmlahq_m* new 82eb1588060 arm: improve tests for vqdmul* new 374aefaae67 arm: improve tests for vqrdmlahq* new 321c5596a26 arm: improve tests for vqrdmlashq_m* new 77268ac0373 arm: improve tests for vqsubq* new 8b7e613b9d9 arm: improve tests and fix vrmlaldavhaq* new 92c75bf33c1 arm: improve tests for vrshlq* new 8baa54ba478 arm: improve tests for vsetq_lane* new 3de0d4c749f arm: Fix MVE testsuite fallouts new 51df90d7fca arm: Add missing early clobber to MVE vrev64q_m patterns new 37601980933 testsuite: [arm] Relax expected register names in MVE tests new 537b7a34462 arm: [MVE] Add missing length=8 attribute new c2dbbfbd9b1 arm: fix mve intrinsics scan body tests for C++ new 4036a318fc9 arm: improve tests and fix vclsq* new a47749ddad8 arm: improve tests and fix vclzq* new cb444c6df76 arm: improve tests and fix vnegq* new 4fdbf8cb806 arm: improve tests for vmulhq* new b821e350263 arm: improve tests for vmullbq* new 99bcb2f22e3 arm: improve tests for vmulltq* new 633a203732f arm: improve tests for vcaddq* new 455461dfccc arm: improve tests for vcmlaq* new 6171e0b1701 arm: improve tests for vcmulq* new f25c97c8326 arm: improve tests and fix vqabsq* new 9d807442910 arm: improve tests for vqdmladhq* new e776a8333ba arm: improve tests for vqdmladhxq* new 98c45781be3 arm: improve tests for vqrdmladhq* new 017b5dbc342 arm: improve tests for vqrdmladhxq* new 48afcf6f720 arm: improve tests for vqrdmlashq* new 4971715f884 arm: improve tests for vqdmlsdhq* new 997b86eda16 arm: improve tests for vqdmlsdhxq* new eae89159b54 arm: improve tests for vqrdmlsdhq* new b56b280c870 arm: improve tests for vqrdmlsdhxq* new a0cbc3d6d96 arm: improve tests for vqrdmulhq* new 856c74b2cba arm: improve tests and fix vqnegq* new af4cdaa51a3 arm: improve tests for vld2q* new fc68bca6a77 arm: fix missing extern "C" in MVE tests new c7c4dfb5989 arm: Split up MVE _Generic associations to prevent type cla [...] new 09f0fd468f5 arm: Fix vcreate definition new bb113a56e31 arm: Make MVE masked stores read memory operand [PR 108177] new 60e54b99f59 arm: fix __arm_vld1q_z* and __arm_vst1q_p* intrinsics [PR108442] new 0b968346dad arm: remove unused variables from test new d04583df6e2 arm: Mve testsuite improvements new 732102a21b7 arm: Fix vstrwq* backend + testsuite new 958a3c54645 arm: Mve backend + testsuite fixes 2 new f51bc071a57 arm: Stop vadcq, vsbcq intrinsics from overwriting the FPSC [...] new 15fbceddeef arm: Add vorrq_n overloading into vorrq _Generic new eaae2bf98dd arm: Fix overloading of MVE scalar constant parameters on v [...] new 5d013704c80 arm: Fix MVE header pointer overloads this time (and a bit [...] new 379f99f1d7a arm testsuite: Remove reduntant tests new 8ed701b5284 arm testsuite: XFAIL or relax registers in some tests [PR109697] new 16df8b88842 arm testsuite: Shifts and get_FPSCR ACLE optimisation fixes new 942374058b7 [arm] complete vmsr/vmrs blank and case adjustments

The 79 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/arm/arm_mve.h | 2148 +++++++++++--------- gcc/config/arm/constraints.md | 20 +- gcc/config/arm/mve.md | 285 +-- gcc/config/arm/predicates.md | 14 +- gcc/config/arm/vfp.md | 12 +- .../gcc.target/arm/acle/cde-mve-full-assembly.c | 264 +-- .../arm/mve/general/preserve_user_namespace_1.c | 6 + gcc/testsuite/gcc.target/arm/mve/intrinsics/asrl.c | 21 +- gcc/testsuite/gcc.target/arm/mve/intrinsics/lsll.c | 33 +- .../gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c | 47 - .../intrinsics/mve_intrinsic_type_overloads-fp.c | 61 + .../intrinsics/mve_intrinsic_type_overloads-int.c | 98 + .../gcc.target/arm/mve/intrinsics/mve_vaddq_m.c | 48 - .../gcc.target/arm/mve/intrinsics/mve_vaddq_n.c | 31 - .../arm/mve/intrinsics/mve_vddupq_m_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vddupq_m_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vddupq_m_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vddupq_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vddupq_x_n_u16.c | 12 - .../arm/mve/intrinsics/mve_vddupq_x_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vddupq_x_n_u8.c | 12 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c | 13 - .../arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_m_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vidupq_m_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_m_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_n_u16.c | 13 - .../arm/mve/intrinsics/mve_vidupq_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_n_u8.c | 13 - .../arm/mve/intrinsics/mve_vidupq_x_n_u16.c | 12 - .../arm/mve/intrinsics/mve_vidupq_x_n_u32.c | 12 - .../arm/mve/intrinsics/mve_vidupq_x_n_u8.c | 12 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u16.c | 13 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u32.c | 13 - .../arm/mve/intrinsics/mve_viwdupq_x_n_u8.c | 13 - .../mve/intrinsics/mve_vldrdq_gather_offset_s64.c | 12 - .../mve/intrinsics/mve_vldrdq_gather_offset_u64.c | 12 - .../intrinsics/mve_vldrdq_gather_offset_z_s64.c | 12 - .../intrinsics/mve_vldrdq_gather_offset_z_u64.c | 12 - .../mve_vldrdq_gather_shifted_offset_s64.c | 12 - .../mve_vldrdq_gather_shifted_offset_u64.c | 12 - .../mve_vldrdq_gather_shifted_offset_z_s64.c | 12 - .../mve_vldrdq_gather_shifted_offset_z_u64.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_f16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_s16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_s32.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_u16.c | 12 - .../mve/intrinsics/mve_vldrhq_gather_offset_u32.c | 13 - .../intrinsics/mve_vldrhq_gather_offset_z_f16.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_s16.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_s32.c | 12 - .../intrinsics/mve_vldrhq_gather_offset_z_u16.c | 13 - .../intrinsics/mve_vldrhq_gather_offset_z_u32.c | 13 - .../mve_vldrhq_gather_shifted_offset_f16.c | 12 - .../mve_vldrhq_gather_shifted_offset_s16.c | 13 - .../mve_vldrhq_gather_shifted_offset_s32.c | 13 - .../mve_vldrhq_gather_shifted_offset_u16.c | 13 - .../mve_vldrhq_gather_shifted_offset_u32.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_f16.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_s16.c | 13 - .../mve_vldrhq_gather_shifted_offset_z_s32.c | 12 - .../mve_vldrhq_gather_shifted_offset_z_u16.c | 12 - .../mve_vldrhq_gather_shifted_offset_z_u32.c | 12 - .../mve/intrinsics/mve_vldrwq_gather_offset_f32.c | 12 - .../mve/intrinsics/mve_vldrwq_gather_offset_s32.c | 13 - .../mve/intrinsics/mve_vldrwq_gather_offset_u32.c | 13 - .../intrinsics/mve_vldrwq_gather_offset_z_f32.c | 12 - .../intrinsics/mve_vldrwq_gather_offset_z_s32.c | 13 - .../intrinsics/mve_vldrwq_gather_offset_z_u32.c | 13 - .../mve_vldrwq_gather_shifted_offset_f32.c | 12 - .../mve_vldrwq_gather_shifted_offset_s32.c | 13 - .../mve_vldrwq_gather_shifted_offset_u32.c | 13 - .../mve_vldrwq_gather_shifted_offset_z_f32.c | 12 - .../mve_vldrwq_gather_shifted_offset_z_s32.c | 13 - .../mve_vldrwq_gather_shifted_offset_z_u32.c | 13 - .../intrinsics/mve_vstore_scatter_shifted_offset.c | 141 -- .../mve_vstore_scatter_shifted_offset_p.c | 142 -- .../gcc.target/arm/mve/intrinsics/sqrshr.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqrshrl_sat48.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqshl.c | 21 +- .../gcc.target/arm/mve/intrinsics/sqshll.c | 21 +- .../gcc.target/arm/mve/intrinsics/srshr.c | 21 +- .../gcc.target/arm/mve/intrinsics/srshrl.c | 21 +- .../gcc.target/arm/mve/intrinsics/uqrshl.c | 33 +- .../gcc.target/arm/mve/intrinsics/uqrshll_sat48.c | 33 +- .../gcc.target/arm/mve/intrinsics/uqshl.c | 21 +- .../gcc.target/arm/mve/intrinsics/uqshll.c | 21 +- .../gcc.target/arm/mve/intrinsics/urshr.c | 35 +- .../gcc.target/arm/mve/intrinsics/urshrl.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 48 +- .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vadciq_s32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vadciq_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c | 66 +- .../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c | 66 +- .../gcc.target/arm/mve/intrinsics/vadcq_s32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vadcq_u32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 34 +- .../arm/mve/intrinsics/vaddq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 50 +- .../arm/mve/intrinsics/vaddq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 34 +- .../arm/mve/intrinsics/vaddq_x_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 50 +- .../arm/mve/intrinsics/vaddq_x_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 48 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 48 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vandq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vandq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vandq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vandq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_f16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_f32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_s8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_u8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_f16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_f32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot270_s16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_s32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_s8.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_u16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_u32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_u8.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_f16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_f32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 34 +- .../arm/mve/intrinsics/vcaddq_rot90_s16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_s32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_s8.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_u16.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_u32.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_u8.c | 24 +- .../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 33 +- .../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 24 +- .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 55 +- .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 37 +- .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 55 +- .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 37 +- .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 37 +- .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 37 +- .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 28 +- .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 55 +- .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 37 +- .../arm/mve/intrinsics/vcmpleq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpleq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 37 +- .../arm/mve/intrinsics/vcmpltq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpltq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 37 +- .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c | 12 - .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 55 +- .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c | 12 - .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 55 +- .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 37 +- .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 55 +- .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 55 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 37 +- .../arm/mve/intrinsics/vcmpneq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 42 +- .../arm/mve/intrinsics/vcmpneq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot180_f16.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot180_f32.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 33 +- .../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 33 +- .../arm/mve/intrinsics/vcmulq_rot270_f16.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot270_f32.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 33 +- .../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 33 +- .../arm/mve/intrinsics/vcmulq_rot90_f16.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot90_f32.c | 24 +- .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 34 +- .../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 31 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 31 +- .../gcc.target/arm/mve/intrinsics/vctp16q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp16q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp32q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp32q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp64q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp64q_m.c | 42 +- .../gcc.target/arm/mve/intrinsics/vctp8q.c | 33 +- .../gcc.target/arm/mve/intrinsics/vctp8q_m.c | 42 +- .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtaq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtaq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c | 17 +- .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c | 26 +- .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c | 26 +- .../arm/mve/intrinsics/vcvtbq_x_f32_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtmq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtmq_x_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtnq_u32_f32.c | 17 +- .../arm/mve/intrinsics/vcvtnq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtnq_x_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtpq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtpq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c | 30 +- .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c | 38 +- .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c | 34 +- .../arm/mve/intrinsics/vcvtq_m_s16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_s32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_u16_f16.c | 33 +- .../arm/mve/intrinsics/vcvtq_m_u32_f32.c | 33 +- .../arm/mve/intrinsics/vcvtq_n_f16_s16.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f16_u16.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f32_s32.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_f32_u32.c | 24 +- .../arm/mve/intrinsics/vcvtq_n_s16_f16.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_s32_f32.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_u16_f16.c | 17 +- .../arm/mve/intrinsics/vcvtq_n_u32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c | 19 +- .../arm/mve/intrinsics/vcvtq_x_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_f32_u32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c | 34 +- .../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c | 38 +- .../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_s16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_s32_f32.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_u16_f16.c | 22 +- .../arm/mve/intrinsics/vcvtq_x_u32_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c | 17 +- .../arm/mve/intrinsics/vcvttq_m_f16_f32.c | 26 +- .../arm/mve/intrinsics/vcvttq_m_f32_f16.c | 26 +- .../arm/mve/intrinsics/vcvttq_x_f32_f16.c | 22 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 54 +- .../arm/mve/intrinsics/vddupq_m_wb_u16.c | 50 +- .../arm/mve/intrinsics/vddupq_m_wb_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 54 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 54 +- .../arm/mve/intrinsics/vddupq_x_wb_u16.c | 58 +- .../arm/mve/intrinsics/vddupq_x_wb_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 49 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 49 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 49 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 49 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 49 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 21 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 21 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 17 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 31 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 22 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 22 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 38 +- .../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 52 +- .../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 54 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 58 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 56 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 40 +- .../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 50 +- .../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 54 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 58 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 54 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/veorq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/veorq_x_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/veorq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c | 42 +- .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c | 58 +- .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c | 44 +- .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 58 +- .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot270_s16.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_s32.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_s8.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c | 34 +- .../arm/mve/intrinsics/vhcaddq_rot90_s16.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_s32.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_s8.c | 24 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c | 33 +- .../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 54 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 50 +- .../arm/mve/intrinsics/vidupq_m_wb_u16.c | 54 +- .../arm/mve/intrinsics/vidupq_m_wb_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 54 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 50 +- .../arm/mve/intrinsics/vidupq_x_wb_u16.c | 58 +- .../arm/mve/intrinsics/vidupq_x_wb_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 58 +- .../arm/mve/intrinsics/viwdupq_m_n_u16.c | 54 +- .../arm/mve/intrinsics/viwdupq_m_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 54 +- .../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 54 +- .../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 54 +- .../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 54 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 44 +- .../arm/mve/intrinsics/viwdupq_x_n_u16.c | 54 +- .../arm/mve/intrinsics/viwdupq_x_n_u32.c | 54 +- .../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 54 +- .../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 58 +- .../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 58 +- .../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vld1q_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_f32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vld4q_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_f32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vld4q_u8.c | 37 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c | 28 +- .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c | 28 +- .../mve/intrinsics/vldrbq_gather_offset_z_s16.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_s32.c | 36 +- .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_u16.c | 36 +- .../mve/intrinsics/vldrbq_gather_offset_z_u32.c | 36 +- .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c | 25 +- .../arm/mve/intrinsics/vldrdq_gather_base_s64.c | 19 +- .../arm/mve/intrinsics/vldrdq_gather_base_u64.c | 19 +- .../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c | 24 +- .../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c | 24 +- .../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c | 31 +- .../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c | 31 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c | 23 +- .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c | 23 +- .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c | 28 +- .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c | 28 +- .../mve/intrinsics/vldrdq_gather_offset_z_s64.c | 36 +- .../mve/intrinsics/vldrdq_gather_offset_z_u64.c | 36 +- .../intrinsics/vldrdq_gather_shifted_offset_s64.c | 28 +- .../intrinsics/vldrdq_gather_shifted_offset_u64.c | 28 +- .../vldrdq_gather_shifted_offset_z_s64.c | 36 +- .../vldrdq_gather_shifted_offset_z_u64.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c | 20 +- .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c | 28 +- .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c | 28 +- .../mve/intrinsics/vldrhq_gather_offset_z_f16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_s16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_s32.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_u16.c | 36 +- .../mve/intrinsics/vldrhq_gather_offset_z_u32.c | 36 +- .../intrinsics/vldrhq_gather_shifted_offset_f16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_s16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_s32.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_u16.c | 28 +- .../intrinsics/vldrhq_gather_shifted_offset_u32.c | 28 +- .../vldrhq_gather_shifted_offset_z_f16.c | 36 +- .../vldrhq_gather_shifted_offset_z_s16.c | 36 +- .../vldrhq_gather_shifted_offset_z_s32.c | 36 +- .../vldrhq_gather_shifted_offset_z_u16.c | 36 +- .../vldrhq_gather_shifted_offset_z_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c | 18 +- .../arm/mve/intrinsics/vldrwq_gather_base_f32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_s32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_u32.c | 19 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c | 22 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c | 22 +- .../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c | 22 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 28 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 28 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c | 23 +- .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c | 28 +- .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c | 28 +- .../mve/intrinsics/vldrwq_gather_offset_z_f32.c | 36 +- .../mve/intrinsics/vldrwq_gather_offset_z_s32.c | 36 +- .../mve/intrinsics/vldrwq_gather_offset_z_u32.c | 36 +- .../intrinsics/vldrwq_gather_shifted_offset_f32.c | 28 +- .../intrinsics/vldrwq_gather_shifted_offset_s32.c | 28 +- .../intrinsics/vldrwq_gather_shifted_offset_u32.c | 28 +- .../vldrwq_gather_shifted_offset_z_f32.c | 36 +- .../vldrwq_gather_shifted_offset_z_s32.c | 36 +- .../vldrwq_gather_shifted_offset_z_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c | 18 +- .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c | 18 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 49 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 49 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 49 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 33 +- .../arm/mve/intrinsics/vmaxnmavq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 35 +- .../arm/mve/intrinsics/vmaxnmavq_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 35 +- .../arm/mve/intrinsics/vmaxnmavq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 47 +- .../arm/mve/intrinsics/vmaxnmavq_p_f32-1.c | 12 - .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 35 +- .../arm/mve/intrinsics/vmaxnmvq_p_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 47 +- .../arm/mve/intrinsics/vmaxnmvq_p_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 47 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 35 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 35 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 49 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 49 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 49 +- .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 33 +- .../arm/mve/intrinsics/vminnmavq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 35 +- .../arm/mve/intrinsics/vminnmavq_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 35 +- .../arm/mve/intrinsics/vminnmavq_p_f16-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_p_f16.c | 47 +- .../arm/mve/intrinsics/vminnmavq_p_f32-1.c | 12 - .../arm/mve/intrinsics/vminnmavq_p_f32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 35 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 35 +- .../arm/mve/intrinsics/vminnmvq_p_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 47 +- .../arm/mve/intrinsics/vminnmvq_p_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 35 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 35 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 35 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 47 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 37 +- .../arm/mve/intrinsics/vmladavaq_p_s16.c | 41 +- .../arm/mve/intrinsics/vmladavaq_p_s32.c | 41 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 41 +- .../arm/mve/intrinsics/vmladavaq_p_u16.c | 57 +- .../arm/mve/intrinsics/vmladavaq_p_u32.c | 57 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 57 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c | 44 +- .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 41 +- .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 41 +- .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 41 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c | 32 +- .../arm/mve/intrinsics/vmladavxq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmladavxq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c | 32 +- .../arm/mve/intrinsics/vmlaldavaq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavaq_p_s32.c | 40 +- .../arm/mve/intrinsics/vmlaldavaq_p_u16.c | 56 +- .../arm/mve/intrinsics/vmlaldavaq_p_u32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c | 44 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 40 +- .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 32 +- .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 32 +- .../arm/mve/intrinsics/vmlaldavq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_s32.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_u16.c | 40 +- .../arm/mve/intrinsics/vmlaldavq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c | 32 +- .../arm/mve/intrinsics/vmlaldavxq_p_s16.c | 40 +- .../arm/mve/intrinsics/vmlaldavxq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 58 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 44 +- .../arm/mve/intrinsics/vmlsdavaq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmlsdavaq_p_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c | 33 +- .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsdavxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsdavxq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c | 24 +- .../arm/mve/intrinsics/vmlsldavaq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavaq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vmlsldavaxq_s16.c | 24 +- .../arm/mve/intrinsics/vmlsldavaxq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c | 24 +- .../arm/mve/intrinsics/vmlsldavxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlsldavxq_p_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_m_s16.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_m_s32.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_m_s8.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_m_u16.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_m_u32.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_m_u8.c | 34 +- .../arm/mve/intrinsics/vmullbq_int_s16.c | 24 +- .../arm/mve/intrinsics/vmullbq_int_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c | 24 +- .../arm/mve/intrinsics/vmullbq_int_u16.c | 24 +- .../arm/mve/intrinsics/vmullbq_int_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c | 24 +- .../arm/mve/intrinsics/vmullbq_int_x_s16.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_x_s32.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_x_s8.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_x_u16.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_x_u32.c | 33 +- .../arm/mve/intrinsics/vmullbq_int_x_u8.c | 33 +- .../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 34 +- .../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 34 +- .../arm/mve/intrinsics/vmullbq_poly_p16.c | 24 +- .../arm/mve/intrinsics/vmullbq_poly_p8.c | 24 +- .../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 33 +- .../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_m_s16.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_m_s32.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_m_s8.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_m_u16.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_m_u32.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_m_u8.c | 34 +- .../arm/mve/intrinsics/vmulltq_int_s16.c | 24 +- .../arm/mve/intrinsics/vmulltq_int_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c | 24 +- .../arm/mve/intrinsics/vmulltq_int_u16.c | 24 +- .../arm/mve/intrinsics/vmulltq_int_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c | 24 +- .../arm/mve/intrinsics/vmulltq_int_x_s16.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_x_s32.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_x_s8.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_x_u16.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_x_u32.c | 33 +- .../arm/mve/intrinsics/vmulltq_int_x_u8.c | 33 +- .../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 34 +- .../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 34 +- .../arm/mve/intrinsics/vmulltq_poly_p16.c | 24 +- .../arm/mve/intrinsics/vmulltq_poly_p8.c | 24 +- .../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 33 +- .../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 34 +- .../arm/mve/intrinsics/vmulq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 50 +- .../arm/mve/intrinsics/vmulq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 34 +- .../arm/mve/intrinsics/vmulq_x_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 50 +- .../arm/mve/intrinsics/vmulq_x_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c | 19 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vornq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vornq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vornq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vorrq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vpnot.c | 25 +- .../gcc.target/arm/mve/intrinsics/vpselq_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s64.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u64.c | 28 +- .../gcc.target/arm/mve/intrinsics/vpselq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 24 +- .../arm/mve/intrinsics/vqdmladhq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmladhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c | 24 +- .../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c | 24 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 42 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 42 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 32 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s16.c | 42 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s32.c | 42 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s8.c | 42 +- .../arm/mve/intrinsics/vqdmlashq_n_s16.c | 32 +- .../arm/mve/intrinsics/vqdmlashq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c | 32 +- .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c | 24 +- .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c | 24 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 24 +- .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 24 +- .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c | 24 +- .../arm/mve/intrinsics/vqmovunbq_m_s16.c | 33 +- .../arm/mve/intrinsics/vqmovunbq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c | 24 +- .../arm/mve/intrinsics/vqmovuntq_m_s16.c | 33 +- .../arm/mve/intrinsics/vqmovuntq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 34 +- .../arm/mve/intrinsics/vqrdmladhxq_s16.c | 24 +- .../arm/mve/intrinsics/vqrdmladhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 42 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 42 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 42 +- .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 32 +- .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 32 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 42 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 42 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 42 +- .../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 32 +- .../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 32 +- .../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 32 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 34 +- .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 24 +- .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c | 34 +- .../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c | 24 +- .../arm/mve/intrinsics/vqrshlq_m_n_s16.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_u16.c | 33 +- .../arm/mve/intrinsics/vqrshlq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c | 34 +- .../arm/mve/intrinsics/vqrshrnbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_u16.c | 24 +- .../arm/mve/intrinsics/vqrshrnbq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c | 34 +- .../arm/mve/intrinsics/vqrshrntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_u16.c | 24 +- .../arm/mve/intrinsics/vqrshrntq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshrunbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshrunbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrshruntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrshruntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c | 24 +- .../arm/mve/intrinsics/vqshluq_m_n_s16.c | 37 +- .../arm/mve/intrinsics/vqshluq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c | 28 +- .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c | 28 +- .../arm/mve/intrinsics/vqshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vqshrntq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c | 24 +- .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshrunbq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqshrunbq_n_s32.c | 24 +- .../arm/mve/intrinsics/vqshruntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqshruntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqshruntq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqshruntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c | 33 +- .../{vcreateq_f16.c => vrev64q_m_s16-clobber.c} | 12 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c | 33 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 48 +- .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 36 +- .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhq_u32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlaldavhxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhaq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhq_s32.c | 24 +- .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vrmlsldavhxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 33 +- .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c | 24 +- .../arm/mve/intrinsics/vrshrntq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_u16.c | 34 +- .../arm/mve/intrinsics/vrshrntq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vsbciq_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbciq_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c | 70 +- .../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c | 71 +- .../gcc.target/arm/mve/intrinsics/vsbcq_s32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vsbcq_u32.c | 56 +- .../arm/mve/intrinsics/vsetq_lane_f16-1.c | 13 - .../gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c | 44 +- .../arm/mve/intrinsics/vsetq_lane_f32-1.c | 13 - .../gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c | 35 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c | 44 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c | 44 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c | 47 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c | 44 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_s16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_m_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 28 +- .../arm/mve/intrinsics/vshllbq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vshllbq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c | 24 +- .../arm/mve/intrinsics/vshllbq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c | 40 +- .../arm/mve/intrinsics/vshllbq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c | 40 +- .../arm/mve/intrinsics/vshlltq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vshlltq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c | 24 +- .../arm/mve/intrinsics/vshlltq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c | 40 +- .../arm/mve/intrinsics/vshlltq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c | 40 +- .../arm/mve/intrinsics/vshrnbq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_u16.c | 38 +- .../arm/mve/intrinsics/vshrnbq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c | 28 +- .../arm/mve/intrinsics/vshrntq_m_n_s16.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_s32.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_u16.c | 38 +- .../arm/mve/intrinsics/vshrntq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c | 38 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vst1q_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vst1q_s16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_s8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst1q_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vst1q_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vst2q_f16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_f32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_s8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst2q_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vst4q_f16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_s8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vst4q_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c | 32 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c | 40 +- .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c | 40 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c | 32 +- .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_base_wb_s64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_base_wb_u64.c | 32 +- .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c | 40 +- .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c | 40 +- .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c | 32 +- .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c | 32 +- .../vstrdq_scatter_shifted_offset_p_s64.c | 40 +- .../vstrdq_scatter_shifted_offset_p_u64.c | 40 +- .../intrinsics/vstrdq_scatter_shifted_offset_s64.c | 32 +- .../intrinsics/vstrdq_scatter_shifted_offset_u64.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c | 32 +- .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c | 40 +- .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c | 40 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c | 32 +- .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_f16.c | 32 +- .../vstrhq_scatter_shifted_offset_p_f16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_s16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_s32.c | 40 +- .../vstrhq_scatter_shifted_offset_p_u16.c | 40 +- .../vstrhq_scatter_shifted_offset_p_u32.c | 40 +- .../intrinsics/vstrhq_scatter_shifted_offset_s16.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_s32.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_u16.c | 32 +- .../intrinsics/vstrhq_scatter_shifted_offset_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c | 28 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c | 36 +- .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c | 28 +- .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c | 28 +- .../mve/intrinsics/vstrwq_scatter_base_wb_f32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_base_wb_s32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_base_wb_u32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c | 32 +- .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c | 40 +- .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c | 40 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c | 32 +- .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c | 32 +- .../intrinsics/vstrwq_scatter_shifted_offset_f32.c | 32 +- .../vstrwq_scatter_shifted_offset_p_f32.c | 40 +- .../vstrwq_scatter_shifted_offset_p_s32.c | 40 +- .../vstrwq_scatter_shifted_offset_p_u32.c | 40 +- .../intrinsics/vstrwq_scatter_shifted_offset_s32.c | 32 +- .../intrinsics/vstrwq_scatter_shifted_offset_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 34 +- .../arm/mve/intrinsics/vsubq_m_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 50 +- .../arm/mve/intrinsics/vsubq_m_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c | 12 - .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 37 +- .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 40 +- .../arm/mve/intrinsics/vsubq_x_n_f16-1.c | 13 - .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 56 +- .../arm/mve/intrinsics/vsubq_x_n_f32-1.c | 13 - .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 56 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 56 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 56 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 40 +- .../gcc.target/arm/mve/mve_const_shifts.c | 41 + .../gcc.target/arm/mve/mve_load_memory_modes.c | 58 +- .../gcc.target/arm/mve/mve_store_memory_modes.c | 58 +- .../arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.c | 67 + gcc/testsuite/gcc.target/arm/mve/pr108177-1-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-1.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-10-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-10.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-11-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-11.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-12-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-12.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-13-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-13.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-14-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-14.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-2-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-2.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-3-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-3.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-4-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-4.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-5-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-5.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-6-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-6.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-7-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-7.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-8-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-8.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-9-run.c | 6 + gcc/testsuite/gcc.target/arm/mve/pr108177-9.c | 20 + gcc/testsuite/gcc.target/arm/mve/pr108177-main.x | 31 + gcc/testsuite/gcc.target/arm/mve/pr108177.x | 9 + gcc/testsuite/gcc.target/arm/simd/mve-compare-1.c | 48 +- .../gcc.target/arm/simd/mve-compare-scalar-1.c | 48 +- gcc/testsuite/gcc.target/arm/simd/mve-vabs.c | 2 +- gcc/testsuite/gcc.target/arm/simd/mve-vadd-1.c | 10 +- .../gcc.target/arm/simd/mve-vadd-scalar-1.c | 10 +- gcc/testsuite/gcc.target/arm/simd/mve-vclz.c | 6 +- gcc/testsuite/gcc.target/arm/simd/mve-vcmp.c | 16 +- gcc/testsuite/gcc.target/arm/simd/mve-vneg.c | 4 +- gcc/testsuite/gcc.target/arm/simd/mve-vshr.c | 2 +- gcc/testsuite/gcc.target/arm/simd/pr101325.c | 4 +- 2547 files changed, 71591 insertions(+), 11894 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/general/preserve_user_namespace_1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_intrinsic_type_ [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_intrinsic_type_ [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_o [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_s [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_ [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_ [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcreateq_f16.c => vrev64q_m_s16- [...] delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve_const_shifts.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-1-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-10-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-10.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-11-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-11.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-12-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-12.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-13-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-13.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-14-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-14.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-2-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-2.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-3-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-3.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-4-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-4.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-5-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-5.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-6-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-6.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-7-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-7.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-8-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-9-run.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-9.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177-main.x create mode 100644 gcc/testsuite/gcc.target/arm/mve/pr108177.x