This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 9de4e7f7794 Simplify LLVM_ATTRIBUTE_USED call sites. new b1f8c095b15 [MIRPraser] Improve error checking for typed immediate operands new 2cc8a8f7a4b [globalisel] Update GlobalISel emitter to match new represe [...] new c353ad5eeba [MC] Remove unused MCOI::GenericOperandType

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 13 ++ .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 84 +++++++- include/llvm/MC/MCInstrDesc.h | 5 +- .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 15 +- lib/CodeGen/MIRParser/MIParser.cpp | 19 +- lib/Target/AArch64/AArch64InstructionSelector.cpp | 6 +- lib/Target/AArch64/AArch64LegalizerInfo.cpp | 35 +++- .../AArch64/GlobalISel/legalize-extload.mir | 5 +- .../AArch64/GlobalISel/legalize-sextload.mir | 5 +- .../AArch64/GlobalISel/legalize-zextload.mir | 5 +- .../AArch64/GlobalISel/select-atomicrmw.mir | 36 ++-- test/CodeGen/AArch64/GlobalISel/select-cmpxchg.mir | 4 +- test/CodeGen/AArch64/GlobalISel/select-extload.mir | 48 +++++ test/CodeGen/AArch64/GlobalISel/select-load.mir | 110 +++++----- .../CodeGen/AArch64/GlobalISel/select-sextload.mir | 47 +++++ .../GlobalISel/select-with-no-legality-check.mir | 15 +- .../CodeGen/AArch64/GlobalISel/select-zextload.mir | 46 +++++ .../typed-immediate-operand-invalid0.mir | 13 ++ .../typed-immediate-operand-invalid1.mir | 13 ++ test/TableGen/GlobalISelEmitter.td | 99 +++++---- utils/TableGen/GlobalISelEmitter.cpp | 224 ++++++++++++--------- 21 files changed, 597 insertions(+), 250 deletions(-) create mode 100644 test/CodeGen/AArch64/GlobalISel/select-extload.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-sextload.mir create mode 100644 test/CodeGen/AArch64/GlobalISel/select-zextload.mir create mode 100644 test/CodeGen/MIR/WebAssembly/typed-immediate-operand-invalid0.mir create mode 100644 test/CodeGen/MIR/WebAssembly/typed-immediate-operand-invalid1.mir