This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allmodconfig in repository toolchain/ci/llvm-project.
from 3400d0293a14 [CMake] Update cache file for Win to ARM Linux cross toolc [...] adds 33504b3bbe10 [PowerPC] Allow absolute expressions in relocations adds 09fba23d41f7 [compiler-rt] Implement __clear_cache on FreeBSD/powerpc adds e8f03f2057ee Force GHashCell to be 8-byte-aligned. adds 0f56ce0fb207 [DebugInfo][InstrRef] Avoid a crash from mixed variable lo [...] new 571c7d8f6dae Reland "[llvm][AArch64] Insert "bti j" after call to setjmp" new 0fbe860711be [Clang][Fortify] drop inline decls when redeclared
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang/docs/ClangCommandLineReference.rst | 2 +- clang/docs/ReleaseNotes.rst | 6 +- clang/include/clang/Driver/Options.td | 2 +- clang/lib/CodeGen/CGExpr.cpp | 14 ++- clang/lib/Driver/ToolChains/Arch/AArch64.cpp | 3 + .../CodeGen/fread-inline-builtin-late-redecl.c | 26 +++++ compiler-rt/lib/builtins/clear_cache.c | 5 +- lld/COFF/DebugTypes.cpp | 6 +- llvm/include/llvm/CodeGen/FastISel.h | 7 ++ llvm/include/llvm/CodeGen/SelectionDAG.h | 13 +++ llvm/include/llvm/CodeGen/SelectionDAGISel.h | 1 + llvm/lib/CodeGen/MachineFunction.cpp | 3 - llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 4 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 5 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h | 3 +- llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp | 3 +- .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 10 +- llvm/lib/Target/AArch64/AArch64.td | 5 + .../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 34 ++++++ llvm/lib/Target/AArch64/AArch64FastISel.cpp | 8 ++ llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 10 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.td | 11 ++ llvm/lib/Target/AArch64/AArch64Subtarget.h | 6 ++ .../Target/AArch64/GISel/AArch64CallLowering.cpp | 12 ++- llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 63 +++++------ .../Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp | 2 + .../PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp | 2 + .../Target/PowerPC/MCTargetDesc/PPCFixupKinds.h | 4 + .../PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp | 4 +- llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCExpr.cpp | 13 ++- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 4 +- .../CodeGen/AArch64/setjmp-bti-no-enforcement.ll | 51 +++++++++ llvm/test/CodeGen/AArch64/setjmp-bti-outliner.ll | 83 +++++++++++++++ llvm/test/CodeGen/AArch64/setjmp-bti.ll | 55 ++++++++++ llvm/test/DebugInfo/X86/instr-ref-opt-bisect.ll | 117 +++++++++++++++++++++ llvm/test/MC/PowerPC/ppc64-abs-reloc.s | 22 ++++ 38 files changed, 558 insertions(+), 66 deletions(-) create mode 100644 clang/test/CodeGen/fread-inline-builtin-late-redecl.c create mode 100644 llvm/test/CodeGen/AArch64/setjmp-bti-no-enforcement.ll create mode 100644 llvm/test/CodeGen/AArch64/setjmp-bti-outliner.ll create mode 100644 llvm/test/CodeGen/AArch64/setjmp-bti.ll create mode 100644 llvm/test/DebugInfo/X86/instr-ref-opt-bisect.ll create mode 100644 llvm/test/MC/PowerPC/ppc64-abs-reloc.s