This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 8c0b3da9d4a [LoopVectorize] Add FNeg instruction support new 6a170699ae4 [LV] Remove the redundant using LoopVectorizationPlanner:VPlanPtr new ae0814d7693 [AMDGPU] Added target-specific attribute amdgpu-max-memory-clause new a8aa168ce3c Reapply: IR: add optional type to 'byval' function parameters

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: docs/LangRef.rst | 5 +- docs/ReleaseNotes.rst | 5 + include/llvm/CodeGen/TargetLowering.h | 1 + include/llvm/IR/Argument.h | 3 + include/llvm/IR/Attributes.h | 20 ++++ include/llvm/IR/CallSite.h | 5 + include/llvm/IR/Function.h | 5 + include/llvm/IR/InstrTypes.h | 5 + lib/AsmParser/LLParser.cpp | 24 ++++- lib/AsmParser/LLParser.h | 1 + lib/Bitcode/Reader/BitcodeReader.cpp | 50 ++++++++- lib/Bitcode/Writer/BitcodeWriter.cpp | 15 ++- lib/Bitcode/Writer/ValueEnumerator.cpp | 6 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 5 +- lib/CodeGen/SelectionDAG/FastISel.cpp | 8 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 18 +++- lib/CodeGen/SelectionDAG/TargetLowering.cpp | 1 + lib/IR/AttributeImpl.h | 32 +++++- lib/IR/Attributes.cpp | 116 ++++++++++++++++++++- lib/IR/Function.cpp | 5 + lib/IR/Verifier.cpp | 5 + lib/Linker/IRMover.cpp | 20 ++++ lib/Target/AMDGPU/SIFormMemoryClauses.cpp | 4 +- lib/Transforms/Utils/ValueMapper.cpp | 15 +++ .../Vectorize/LoopVectorizationPlanner.h | 4 +- lib/Transforms/Vectorize/LoopVectorize.cpp | 7 +- test/Assembler/byval-type-attr.ll | 31 ++++++ test/Assembler/invalid-byval-type1.ll | 4 + test/Assembler/invalid-byval-type2.ll | 4 + test/Assembler/invalid-byval-type3.ll | 4 + test/Bitcode/Inputs/byval-upgrade.bc | Bin 0 -> 1092 bytes test/Bitcode/attributes-3.3.ll | 2 +- test/Bitcode/attributes.ll | 2 +- test/Bitcode/byval-upgrade.test | 7 ++ test/Bitcode/compatibility-3.6.ll | 2 +- test/Bitcode/compatibility-3.7.ll | 2 +- test/Bitcode/compatibility-3.8.ll | 2 +- test/Bitcode/compatibility-3.9.ll | 2 +- test/Bitcode/compatibility-4.0.ll | 2 +- test/Bitcode/compatibility-5.0.ll | 2 +- test/Bitcode/compatibility-6.0.ll | 2 +- test/Bitcode/compatibility.ll | 11 +- test/Bitcode/highLevelStructure.3.2.ll | 4 +- test/CodeGen/AArch64/byval-type.ll | 37 +++++++ test/CodeGen/AMDGPU/disable_form_clauses.ll | 65 ++++++++++++ test/Linker/Inputs/byval-types-1.ll | 8 ++ test/Linker/byval-types.ll | 17 +++ test/Transforms/Inline/byval-tail-call.ll | 4 +- unittests/IR/AttributesTest.cpp | 20 ++++ 49 files changed, 569 insertions(+), 50 deletions(-) create mode 100644 test/Assembler/byval-type-attr.ll create mode 100644 test/Assembler/invalid-byval-type1.ll create mode 100644 test/Assembler/invalid-byval-type2.ll create mode 100644 test/Assembler/invalid-byval-type3.ll create mode 100644 test/Bitcode/Inputs/byval-upgrade.bc create mode 100644 test/Bitcode/byval-upgrade.test create mode 100644 test/CodeGen/AArch64/byval-type.ll create mode 100644 test/CodeGen/AMDGPU/disable_form_clauses.ll create mode 100644 test/Linker/Inputs/byval-types-1.ll create mode 100644 test/Linker/byval-types.ll