This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_tk1/llvm-master-arm-spec2k6-O3 in repository toolchain/ci/glibc.

from 2249ec60a9 s390: use LC_ALL=C for readelf call adds dc30acf20b debug: make __read_chk a cancellation point (bug 29274) adds dd06af4f81 stdlib: Remove trailing whitespace from Makefile adds 464d189b96 stdlib: Remove attr_write from mbstows if dst is NULL [BZ: 29265] adds 703f434108 x86: Add defines / utilities for making ISA specific x86 builds adds 3edda6a0f0 x86: Add support for compiling {raw|w}memchr with high ISA level adds 3079f652d7 x86: Replace all sse instructions with vex equivilent in avx+ files adds 220b83d83d stdlib: Fixup mbstowcs NULL __dst handling. [BZ #29279] adds bd42891bb3 x86: Remove faulty sanity tests for RTLD build with no multiarch adds 58fc66a91c riscv: Use elf_machine_rela_relative to handle R_RISCV_RELATIVE adds 62a321b12d support: Change non-address output format of support_format_ [...] adds f282cdbe7f resolv: Implement no-aaaa stub resolver option adds 77536da3de resolv/tst-resolv-noaaaa: Support building for older C standards

No new revisions were added by this update.

Summary of changes: NEWS | 12 + debug/Makefile | 7 + debug/read_chk.c | 10 - debug/tst-read-chk-cancel.c | 50 ++ resolv/Makefile | 3 + resolv/nss_dns/dns-host.c | 52 +- resolv/res-noaaaa.c | 143 ++++++ resolv/res_debug.c | 1 + resolv/res_init.c | 1 + resolv/res_query.c | 24 +- resolv/res_send.c | 9 +- resolv/resolv-internal.h | 8 + resolv/resolv.h | 1 + resolv/tst-resolv-noaaaa.c | 537 +++++++++++++++++++++ resolv/tst-resolv-res_init-skeleton.c | 10 + stdlib/Makefile | 5 +- stdlib/bits/stdlib.h | 14 +- stdlib/testmb.c | 7 + support/support_format_dns_packet.c | 22 +- support/tst-support_format_dns_packet.c | 4 +- sysdeps/riscv/dl-machine.h | 18 +- sysdeps/x86/init-arch.h | 4 +- sysdeps/x86/isa-ifunc-macros.h | 70 +++ sysdeps/x86/isa-level.c | 17 +- sysdeps/x86/isa-level.h | 102 ++++ .../x86_64/fpu/multiarch/svml_d_acos4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_acos8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_acosh4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_acosh8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_asin4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_asin8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_asinh4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_asinh8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_atan24_core_avx2.S | 6 +- .../fpu/multiarch/svml_d_atan28_core_avx512.S | 6 +- .../x86_64/fpu/multiarch/svml_d_atanh4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_atanh8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_cbrt4_core_avx2.S | 4 +- .../x86_64/fpu/multiarch/svml_d_cosh4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_cosh8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_erfc4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_erfc8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_exp104_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_exp108_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_exp24_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_exp28_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_expm14_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_expm18_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_hypot4_core_avx2.S | 6 +- .../fpu/multiarch/svml_d_hypot8_core_avx512.S | 6 +- .../x86_64/fpu/multiarch/svml_d_log104_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_log108_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_log1p4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_log1p8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_log24_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_log28_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_sinh4_core_avx2.S | 4 +- .../fpu/multiarch/svml_d_sinh8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_tan4_core_avx2.S | 4 +- .../x86_64/fpu/multiarch/svml_d_tan8_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_d_tanh4_core_avx2.S | 6 +- .../fpu/multiarch/svml_d_tanh8_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_acosf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_acosf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_acoshf16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_acoshf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_asinf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_asinf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_asinhf16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_asinhf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_atan2f16_core_avx512.S | 6 +- .../fpu/multiarch/svml_s_atan2f8_core_avx2.S | 6 +- .../fpu/multiarch/svml_s_atanhf16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_atanhf8_core_avx2.S | 4 +- .../x86_64/fpu/multiarch/svml_s_cbrtf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_coshf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_coshf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_erfcf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_erfcf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_exp10f16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_exp10f8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_exp2f16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_exp2f8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_expm1f16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_expm1f8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_hypotf16_core_avx512.S | 6 +- .../fpu/multiarch/svml_s_hypotf8_core_avx2.S | 6 +- .../fpu/multiarch/svml_s_log10f16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_log10f8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_log1pf16_core_avx512.S | 4 +- .../fpu/multiarch/svml_s_log1pf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_log2f16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_log2f8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_sinhf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_sinhf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_tanf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_tanf8_core_avx2.S | 4 +- .../fpu/multiarch/svml_s_tanhf16_core_avx512.S | 4 +- .../x86_64/fpu/multiarch/svml_s_tanhf8_core_avx2.S | 4 +- sysdeps/x86_64/isa-default-impl.h | 49 ++ sysdeps/x86_64/memchr.S | 357 +------------- sysdeps/x86_64/multiarch/ifunc-evex.h | 29 +- sysdeps/x86_64/multiarch/ifunc-impl-list.c | 72 +-- sysdeps/x86_64/multiarch/memchr-avx2.S | 5 +- sysdeps/x86_64/multiarch/memchr-evex.S | 5 +- sysdeps/x86_64/multiarch/memchr-sse2.S | 363 +++++++++++++- sysdeps/x86_64/multiarch/rawmemchr-avx2.S | 7 +- sysdeps/x86_64/multiarch/rawmemchr-evex.S | 7 +- sysdeps/x86_64/multiarch/rawmemchr-sse2.S | 198 +++++++- .../multiarch/{memchr-sse2.S => rtld-memchr.S} | 12 +- .../multiarch/{memchr-sse2.S => rtld-rawmemchr.S} | 14 +- sysdeps/x86_64/multiarch/strrchr-avx2.S | 2 +- sysdeps/x86_64/multiarch/wmemchr-avx2.S | 7 +- sysdeps/x86_64/multiarch/wmemchr-evex.S | 7 +- sysdeps/x86_64/multiarch/wmemchr-sse2.S | 9 +- sysdeps/x86_64/rawmemchr.S | 184 +------ .../x86_64/{multiarch/memchr-sse2.S => wmemchr.S} | 20 +- 117 files changed, 1939 insertions(+), 853 deletions(-) create mode 100644 debug/tst-read-chk-cancel.c create mode 100644 resolv/res-noaaaa.c create mode 100644 resolv/tst-resolv-noaaaa.c create mode 100644 sysdeps/x86/isa-ifunc-macros.h create mode 100644 sysdeps/x86/isa-level.h create mode 100644 sysdeps/x86_64/isa-default-impl.h copy sysdeps/x86_64/multiarch/{memchr-sse2.S => rtld-memchr.S} (73%) copy sysdeps/x86_64/multiarch/{memchr-sse2.S => rtld-rawmemchr.S} (70%) copy sysdeps/x86_64/{multiarch/memchr-sse2.S => wmemchr.S} (67%)