This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 65d41d82355 [ARM] Tidy up banked registers encoding new 9aafb854cc7 Delete Default and JITDefault code models

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/CommandFlags.h | 28 +++++----- include/llvm/ExecutionEngine/ExecutionEngine.h | 2 +- include/llvm/LTO/Config.h | 2 +- include/llvm/Support/CodeGen.h | 2 +- include/llvm/Support/CodeGenCWrappers.h | 15 +++--- include/llvm/Support/TargetRegistry.h | 55 ++++++-------------- include/llvm/Target/TargetMachine.h | 2 +- lib/CodeGen/LLVMTargetMachine.cpp | 1 - lib/ExecutionEngine/ExecutionEngine.cpp | 2 +- lib/ExecutionEngine/ExecutionEngineBindings.cpp | 4 +- lib/ExecutionEngine/TargetSelect.cpp | 9 ++-- lib/LTO/LTO.cpp | 5 +- lib/LTO/LTOCodeGenerator.cpp | 5 +- lib/LTO/ThinLTOCodeGenerator.cpp | 6 +-- lib/Target/AArch64/AArch64TargetMachine.cpp | 52 ++++++++++++++----- lib/Target/AArch64/AArch64TargetMachine.h | 14 ++--- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 25 --------- lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 25 ++++++--- lib/Target/AMDGPU/AMDGPUTargetMachine.h | 10 ++-- lib/Target/ARM/ARMFrameLowering.cpp | 2 - lib/Target/ARM/ARMISelLowering.cpp | 4 +- lib/Target/ARM/ARMTargetMachine.cpp | 21 +++++--- lib/Target/ARM/ARMTargetMachine.h | 10 ++-- lib/Target/BPF/BPFTargetMachine.cpp | 12 ++++- lib/Target/BPF/BPFTargetMachine.h | 4 +- lib/Target/Hexagon/HexagonTargetMachine.cpp | 21 +++++--- lib/Target/Hexagon/HexagonTargetMachine.h | 4 +- lib/Target/Lanai/LanaiTargetMachine.cpp | 16 ++++-- lib/Target/Lanai/LanaiTargetMachine.h | 3 +- lib/Target/MSP430/MSP430TargetMachine.cpp | 13 +++-- lib/Target/MSP430/MSP430TargetMachine.h | 4 +- lib/Target/Mips/MipsTargetMachine.cpp | 29 +++++++---- lib/Target/Mips/MipsTargetMachine.h | 12 ++--- lib/Target/NVPTX/NVPTXTargetMachine.cpp | 21 +++++--- lib/Target/NVPTX/NVPTXTargetMachine.h | 10 ++-- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 ----- lib/Target/PowerPC/PPCFastISel.cpp | 4 +- lib/Target/PowerPC/PPCISelLowering.cpp | 2 - lib/Target/PowerPC/PPCTargetMachine.cpp | 16 +++++- lib/Target/PowerPC/PPCTargetMachine.h | 4 +- lib/Target/RISCV/RISCVTargetMachine.cpp | 13 +++-- lib/Target/RISCV/RISCVTargetMachine.h | 4 +- .../Sparc/MCTargetDesc/SparcMCTargetDesc.cpp | 45 ---------------- lib/Target/Sparc/SparcTargetMachine.cpp | 58 +++++++++++++++------ lib/Target/Sparc/SparcTargetMachine.h | 16 +++--- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp | 41 --------------- lib/Target/SystemZ/SystemZTargetMachine.cpp | 48 +++++++++++++++-- lib/Target/SystemZ/SystemZTargetMachine.h | 4 +- lib/Target/TargetMachineC.cpp | 7 +-- lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 15 ------ lib/Target/X86/X86TargetMachine.cpp | 18 +++++-- lib/Target/X86/X86TargetMachine.h | 4 +- .../XCore/MCTargetDesc/XCoreMCTargetDesc.cpp | 13 ----- lib/Target/XCore/XCoreTargetMachine.cpp | 16 ++++-- lib/Target/XCore/XCoreTargetMachine.h | 4 +- test/CodeGen/ARM/legalize-unaligned-load.ll | 2 +- test/CodeGen/XCore/codemodel.ll | 2 +- tools/llc/llc.cpp | 6 +-- tools/lli/lli.cpp | 60 ++-------------------- tools/llvm-lto2/llvm-lto2.cpp | 2 +- tools/opt/opt.cpp | 2 +- unittests/ExecutionEngine/MCJIT/MCJITTestBase.h | 10 +--- unittests/MI/LiveIntervalTest.cpp | 5 +- unittests/Target/AArch64/InstSizes.cpp | 5 +- 64 files changed, 420 insertions(+), 468 deletions(-)