This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 02c58bc4b08 tree-optimization/120341 - stores into STRING_CSTs can trap new 6bcd5224382 RISC-V: Leverage vaadd.vv for signed standard name avg_ceil new 6d4c38b232e RISC-V: Reconcile the existing test for avg_ceil new 72972bc3a1b RISC-V: Add test cases for avg_ceil vaadd implementation

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/autovec.md | 26 +-- gcc/testsuite/gcc.target/riscv/rvv/autovec/avg.h | 17 ++ ...-1-i16-from-i32.c => avg_ceil-1-i16-from-i32.c} | 4 +- ...-1-i16-from-i64.c => avg_ceil-1-i16-from-i64.c} | 4 +- ...-1-i32-from-i64.c => avg_ceil-1-i32-from-i64.c} | 4 +- ...or-1-i8-from-i16.c => avg_ceil-1-i8-from-i16.c} | 4 +- ...or-1-i8-from-i32.c => avg_ceil-1-i8-from-i32.c} | 4 +- ...or-1-i8-from-i64.c => avg_ceil-1-i8-from-i64.c} | 4 +- ...16-from-i32.c => avg_ceil-run-1-i16-from-i32.c} | 6 +- ...16-from-i64.c => avg_ceil-run-1-i16-from-i64.c} | 6 +- ...32-from-i64.c => avg_ceil-run-1-i32-from-i64.c} | 6 +- ...-i8-from-i16.c => avg_ceil-run-1-i8-from-i16.c} | 6 +- ...-i8-from-i32.c => avg_ceil-run-1-i8-from-i32.c} | 6 +- ...-i8-from-i64.c => avg_ceil-run-1-i8-from-i64.c} | 6 +- .../gcc.target/riscv/rvv/autovec/avg_data.h | 176 +++++++++++++++++++++ .../gcc.target/riscv/rvv/autovec/vls/avg-4.c | 6 +- .../gcc.target/riscv/rvv/autovec/vls/avg-5.c | 6 +- .../gcc.target/riscv/rvv/autovec/vls/avg-6.c | 6 +- .../riscv/rvv/autovec/widen/vec-avg-rv32gcv.c | 2 +- .../riscv/rvv/autovec/widen/vec-avg-rv64gcv.c | 2 +- 20 files changed, 238 insertions(+), 63 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i16-from-i32.c => avg [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i16-from-i64.c => avg [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i32-from-i64.c => avg [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i8-from-i16.c => avg_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i8-from-i32.c => avg_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-1-i8-from-i64.c => avg_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i16-from-i32.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i16-from-i64.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i32-from-i64.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i8-from-i16.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i8-from-i32.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/{avg_floor-run-1-i8-from-i64.c => [...]