This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 in repository toolchain/ci/gcc.

from 7631a4d1de0 Daily bump. adds 460d53f816f rs6000: Replace UNSPECS with ss_plus/us_plus and ss_minus/us_minus adds 46bfe1b0e11 Fix incorrect loop exit edge probability [PR103270] adds cd5ae148c47 Fix loop split incorrect count and probability adds 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang

No new revisions were added by this update.

Summary of changes: config.sub | 0 gcc/config/i386/bmiintrin.h | 18 ++++ gcc/config/rs6000/altivec.md | 29 ++---- gcc/predict.c | 10 +- gcc/testsuite/gcc.dg/pr103270.c | 19 ++++ gcc/testsuite/gcc.dg/tree-ssa/recip-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c | 29 ++++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c | 25 +++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c | 35 +++++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c | 32 ++++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c | 21 ++++ gcc/testsuite/gcc.target/i386/bmi-1.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 +- gcc/tree-ssa-loop-im.c | 152 ++++++++++++++++++++++++++++- gcc/tree-ssa-loop-split.c | 85 ++++++++++++++-- 16 files changed, 444 insertions(+), 37 deletions(-) mode change 100644 => 100755 config.sub create mode 100644 gcc/testsuite/gcc.dg/pr103270.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c