This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allnoconfig in repository toolchain/ci/llvm-project.

from 23d08271a4b2 Add cmake/ to release tarballs via concatenation adds 22d7bee01a5a [PPCISelLowering] Avoid emitting calls to __multi3, __muloti4 adds db07d9f098b3 [MC] Fix llvm_unreachable when a STB_GNU_UNIQUE symbol nee [...] adds a4681df0202c [libcxx] [test] Avoid spurious test breakage in clang-cl-d [...] adds e9b26b5b2a70 [RISCV] Add test case for miscompile caused by treating AN [...] adds 5b9dd016bec7 [SelectionDAG][RISCV] Make RegsForValue::getCopyToRegs exp [...] adds c9ec4902c3e3 [llvm-objdump][test] dos2unix some files adds 1007cb795a3c [llvm-objdump] --private-headers: change errors to warning [...] adds 311a622edd31 [Object][test] Fix invalid.test adds 353068233f21 [ELF] Fix llvm_unreachable failure when COMMON is placed i [...] adds 67a290460c37 [VectorCombine] Insert addrspacecast when crossing address [...] adds d53e2603383a [AArch64] Allow .variant_pcs before the symbol is registered adds fd98b0f1a6a1 [SelectionDAG] Don't create illegally-typed nodes while co [...] new d150523f0776 [AArch64] Use correct calling convention for each vararg new aaf0c921a54a [clang-repl] Add an accessor to our underlying execution engine new ec13fed5867f [X86] lowerV8I16Shuffle - use explicit SmallVector<SDValue [...]

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang/include/clang/Interpreter/Interpreter.h | 2 + clang/lib/Interpreter/IncrementalExecutor.h | 1 + clang/lib/Interpreter/Interpreter.cpp | 6 + .../pointer.volatile.pass.cpp | 16 +- lld/ELF/SyntheticSections.h | 4 +- lld/test/ELF/linkerscript/common.s | 75 ++- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 12 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 5 +- llvm/lib/MC/ELFObjectWriter.cpp | 1 + llvm/lib/Object/ELF.cpp | 2 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 146 ++--- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 7 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 16 +- .../AArch64/MCTargetDesc/AArch64ELFStreamer.cpp | 1 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 2 + llvm/lib/Target/X86/X86ISelLowering.cpp | 3 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 8 +- llvm/test/CodeGen/AArch64/darwinpcs-tail.ll | 36 ++ .../PowerPC/overflow-intrinsic-optimizations.ll | 12 + .../PowerPC/umulo-128-legalisation-lowering.ll | 169 +++--- .../CodeGen/PowerPC/urem-seteq-illegal-types.ll | 61 +- llvm/test/CodeGen/RISCV/aext-to-sext.ll | 39 ++ .../CodeGen/RISCV/rvv/constant-folding-crash.ll | 85 +++ llvm/test/MC/AArch64/directive-variant_pcs-err.s | 3 - llvm/test/MC/AArch64/directive-variant_pcs.s | 42 +- llvm/test/MC/ELF/gnu-unique.s | 11 +- llvm/test/Object/invalid.test | 5 +- .../AMDGPU/as-transition-inseltpoison.ll | 4 +- .../VectorCombine/AMDGPU/as-transition.ll | 4 +- .../VectorCombine/X86/load-inseltpoison.ll | 17 + .../tools/llvm-objdump/ELF/dynamic-malformed.test | 38 ++ llvm/test/tools/llvm-objdump/ELF/invalid-phdr.test | 5 +- .../tools/llvm-objdump/ELF/private-headers.test | 130 ++--- .../tools/llvm-objdump/ELF/program-headers.test | 649 +++++++++++---------- llvm/tools/llvm-objdump/ELFDump.cpp | 8 +- 35 files changed, 951 insertions(+), 674 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/darwinpcs-tail.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/constant-folding-crash.ll create mode 100644 llvm/test/tools/llvm-objdump/ELF/dynamic-malformed.test