This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig in repository toolchain/ci/llvm-project.

from 5bc5c016c4b [CVP] Add tests for select form of and/or (NFC) adds 8791949f55b [test] Pin some tests to legacy PM adds 9eb3e564d3b [ODS] Make the getType() method on a OneResult instruction [...] adds 76202f09b52 [RISCV] Improve VMConstraint checking on more unary and nul [...] adds 33051d5d61f [X86] Remove X86Fmadd SDNode from tablegen. Use standard fm [...] adds 7df3544e80f [GlobalISel] Fix assertion failures after "GlobalISel: Retu [...] adds aca4488847b [lldb] Surpress "ingoring result" warning in reproducer_handler adds bd39a5cb30a [lldb/test] Automatically skip remote lldb-server tests whe [...] adds 7a3e11fe96d [ARM] Add some NEON anyextend testing. NFC adds 0c6e19b7058 [AArch64] Add some anyextend testing. NFC adds fb77d950221 [AArch64] Fix legalization of i128 ctpop without neon adds 0af42d3dc73 [PatternMatch][LVI] Handle select-form and/or in LVI adds 079923309c6 [llvm-cov] Use is_contained (NFC) adds 789d2506136 [CodeGen, Transforms] Use *Map::lookup (NFC) adds 8299fb8f256 [Transforms] Use llvm::append_range (NFC) adds 0ea3749b3cd [LV] Set up branch from middle block earlier. adds 0d05c1f40d6 [GVN] Add tests for select form of and/or (NFC) adds 0060f101345 [EarlyCSE] Add tests for select form of and/or (NFC) adds f1d648b973d [GVN] Use m_LogicalAnd/Or to propagate equality from branch [...] adds d3f1f7b6bca [EarlyCSE] Use m_LogicalAnd/Or matchers to handle branch co [...]

No new revisions were added by this update.

Summary of changes: lldb/packages/Python/lldbsuite/test/dotest.py | 9 + .../test/tools/lldb-server/gdbremote_testcase.py | 4 +- .../API/tools/lldb-server/TestGdbRemoteAttach.py | 1 - .../tools/lldb-server/TestGdbRemoteAuxvSupport.py | 1 - .../tools/lldb-server/TestGdbRemoteCompletion.py | 1 - .../API/tools/lldb-server/TestGdbRemoteExitCode.py | 2 - .../lldb-server/TestGdbRemoteExpeditedRegisters.py | 1 - .../API/tools/lldb-server/TestGdbRemoteHostInfo.py | 4 - .../API/tools/lldb-server/TestGdbRemoteKill.py | 1 - .../tools/lldb-server/TestGdbRemoteProcessInfo.py | 5 - .../lldb-server/TestGdbRemoteRegisterState.py | 2 - .../tools/lldb-server/TestGdbRemoteSingleStep.py | 1 - .../lldb-server/TestGdbRemoteThreadsInStopReply.py | 5 - .../lldb-server/TestGdbRemote_qThreadStopInfo.py | 2 - .../API/tools/lldb-server/TestLldbGdbServer.py | 31 - .../commandline/TestGdbRemoteConnection.py | 2 - .../inferior-crash/TestGdbRemoteAbort.py | 1 - .../inferior-crash/TestGdbRemoteSegFault.py | 1 - .../register-reading/TestGdbRemoteGPacket.py | 1 - lldb/tools/driver/Driver.cpp | 3 +- llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h | 5 +- llvm/include/llvm/IR/PatternMatch.h | 52 + llvm/lib/Analysis/LazyValueInfo.cpp | 14 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 3 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 3 +- llvm/lib/CodeGen/MIRParser/MIParser.cpp | 10 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 3 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 13 +- llvm/lib/Target/RISCV/RISCVInstrFormats.td | 56 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 18 +- llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 52 +- llvm/lib/Target/X86/X86InstrAVX512.td | 10 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 2 - llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 2 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 2 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 7 +- .../Instrumentation/ControlHeightReduction.cpp | 2 +- .../Instrumentation/DataFlowSanitizer.cpp | 3 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 16 +- llvm/lib/Transforms/Scalar/GVN.cpp | 4 +- llvm/lib/Transforms/Scalar/GuardWidening.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopSink.cpp | 3 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 4 +- llvm/lib/Transforms/Scalar/PlaceSafepoints.cpp | 3 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 3 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 4 +- llvm/lib/Transforms/Utils/Evaluator.cpp | 6 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 7 +- llvm/lib/Transforms/Utils/LoopVersioning.cpp | 4 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 3 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 25 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 12 +- llvm/lib/Transforms/Vectorize/VPlan.h | 4 +- .../Analysis/BranchProbabilityInfo/deopt-invoke.ll | 2 +- .../Analysis/BranchProbabilityInfo/unreachable.ll | 2 +- .../combine-shift-immed-mismatch-crash.mir | 58 + llvm/test/CodeGen/AArch64/aarch64-smull.ll | 583 +++++++++- llvm/test/CodeGen/AArch64/arm64-neon-3vdiff.ll | 1144 ++++++++++++++++---- llvm/test/CodeGen/AArch64/ctpop-nonean.ll | 36 + llvm/test/CodeGen/ARM/vadd.ll | 601 +++++----- llvm/test/CodeGen/ARM/vmla.ll | 473 +++++--- llvm/test/CodeGen/ARM/vmls.ll | 473 +++++--- llvm/test/CodeGen/ARM/vmul.ll | 697 ++++++++---- llvm/test/CodeGen/ARM/vsub.ll | 601 +++++----- llvm/test/MC/RISCV/rvv/invalid.s | 20 + llvm/test/Transforms/Coroutines/coro-inline.ll | 2 +- .../Transforms/CorrelatedValuePropagation/basic.ll | 12 +- llvm/test/Transforms/EarlyCSE/and_or.ll | 116 ++ llvm/test/Transforms/GVN/condprop.ll | 66 ++ .../SystemZ/predicated-first-order-recurrence.ll | 6 +- .../LoopVectorize/first-order-recurrence.ll | 6 +- .../LoopVectorize/skeleton-lcssa-crash.ll | 137 +++ llvm/tools/llvm-size/llvm-size.cpp | 4 +- mlir/docs/Tutorials/Toy/Ch-2.md | 4 +- .../standalone/include/Standalone/StandaloneOps.h | 1 + mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 1 + mlir/include/mlir/Dialect/ArmNeon/ArmNeonDialect.h | 1 + mlir/include/mlir/IR/OpBase.td | 105 +- mlir/include/mlir/IR/OpDefinition.h | 60 +- mlir/include/mlir/TableGen/Type.h | 3 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 7 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 9 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 5 +- mlir/lib/TableGen/Type.cpp | 5 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 9 +- 86 files changed, 4033 insertions(+), 1656 deletions(-) create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-shift-immed-mismat [...] create mode 100644 llvm/test/CodeGen/AArch64/ctpop-nonean.ll create mode 100644 llvm/test/Transforms/LoopVectorize/skeleton-lcssa-crash.ll