This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-mainline-defconfig in repository toolchain/ci/gcc.

from 087fc1c9c60 Move a target test-case to generic folder. adds 17404fb2aa2 Implement LWG 3296 for basic_regex::assign adds 164c7d29912 [AARCH64] Add support for new control bits CTR_EL0.DIC and [...] adds 3e815188ce7 2019-09-25 Richard Biener rguenther@suse.de adds c34e280b8bd [AArch64] Use implementation namespace consistently in arm_neon.h adds 3096b21feda PR c++/91877 - ICE with converting member of packed struct [...] adds f2e61afa978 Remove newly unused function and variable in tree-sra adds 3770798685c Colorize %L and %C text to match diagnostic_show_locus (PR [...] adds 77a61553001 aarch64: Fix store-exclusive in load-operate LSE helpers adds be929693864 aarch64: Configure for sys/auxv.h in libgcc for lse-init.c adds 650ec7f9cd1 libgcc: Rebuild autoconf files adds 1051624cfed Daily bump. adds daca651f3e3 [AArch64] Fix cost of (plus ... (const_int -C)) adds 7514a100bdf Add TODO_update_ssa for SLP BB vectorization (PR tree-optim [...] new 74673e69a24 Add myself as aarch64 port maintainer new ce83392b46e [PATCH] Fix continue condition in IPA-SRA's process_scan_results new 6a59ea6fecc [PATCH] Fix quoting in a call to internal_error new 9abe10e0a01 [arm] Update FP16 tests new 856adc5dcb8 [arm] Implement non-GE-setting SIMD32 intrinsics

The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: ChangeLog | 4 + MAINTAINERS | 1 + gcc/ChangeLog | 702 +++ gcc/DATESTAMP | 2 +- gcc/config/aarch64/aarch64.c | 2 +- gcc/config/aarch64/arm_neon.h | 5659 ++++++++++---------- gcc/config/arm/arm.md | 30 + gcc/config/arm/arm_acle.h | 232 + gcc/config/arm/arm_acle_builtins.def | 33 + gcc/config/arm/iterators.md | 30 + gcc/config/arm/unspecs.md | 34 + gcc/cp/ChangeLog | 5 + gcc/cp/call.c | 3 +- gcc/doc/sourcebuild.texi | 7 + gcc/fortran/ChangeLog | 18 + gcc/fortran/error.c | 44 +- gcc/ipa-sra.c | 4 +- gcc/testsuite/ChangeLog | 29 + gcc/testsuite/g++.dg/conversion/packed1.C | 12 + gcc/testsuite/gcc.dg/pr91885.c | 47 + gcc/testsuite/gcc.dg/torture/pr91896.c | 18 + gcc/testsuite/gcc.target/arm/acle/simd32.c | 246 + gcc/testsuite/gcc.target/arm/fp16-compile-alt-3.c | 2 +- gcc/testsuite/gcc.target/arm/fp16-compile-ieee-3.c | 2 +- gcc/testsuite/lib/target-supports.exp | 39 + gcc/tree-sra.c | 11 - gcc/tree-vect-loop.c | 4 + gcc/tree-vectorizer.c | 2 +- libgcc/ChangeLog | 20 + libgcc/config.in | 8 + libgcc/config/aarch64/lse-init.c | 4 +- libgcc/config/aarch64/lse.S | 4 +- libgcc/config/aarch64/sync-cache.c | 57 +- libgcc/configure | 2 +- libgcc/configure.ac | 2 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/include/bits/regex.h | 4 +- .../28_regex/basic_regex/assign/char/lwg3296.cc | 36 + .../28_regex/basic_regex/assign/wchar_t/lwg3296.cc | 36 + 39 files changed, 4528 insertions(+), 2875 deletions(-) create mode 100644 gcc/testsuite/g++.dg/conversion/packed1.C create mode 100644 gcc/testsuite/gcc.dg/pr91885.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr91896.c create mode 100644 gcc/testsuite/gcc.target/arm/acle/simd32.c mode change 100644 => 100755 libgcc/configure create mode 100644 libstdc++-v3/testsuite/28_regex/basic_regex/assign/char/lwg3296.cc create mode 100644 libstdc++-v3/testsuite/28_regex/basic_regex/assign/wchar_t/lwg3296.cc