This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from c57fbdd6f11 RISC-V: Make the test condition more strict for gcc.target/ [...] new dc244cdc05a RISC-V: Add floating-point RVV C/C++ api new c878c6586de RISC-V: Add RVV reduction C/C++ intrinsics support

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/iterators.md | 8 +- gcc/config/riscv/riscv-vector-builtins-bases.cc | 867 ++++++++-- gcc/config/riscv/riscv-vector-builtins-bases.h | 76 + .../riscv/riscv-vector-builtins-functions.def | 172 +- gcc/config/riscv/riscv-vector-builtins-shapes.cc | 53 +- gcc/config/riscv/riscv-vector-builtins-shapes.h | 1 + gcc/config/riscv/riscv-vector-builtins-types.def | 152 ++ gcc/config/riscv/riscv-vector-builtins.cc | 498 +++++- gcc/config/riscv/riscv-vector-builtins.def | 6 +- gcc/config/riscv/riscv-vector-builtins.h | 14 + gcc/config/riscv/riscv.md | 6 +- gcc/config/riscv/vector-iterators.md | 229 ++- gcc/config/riscv/vector.md | 1793 +++++++++++++++++++- .../riscv/rvv/base/ternop_vv_constraint-3.c | 83 + .../riscv/rvv/base/ternop_vv_constraint-4.c | 83 + .../riscv/rvv/base/ternop_vv_constraint-5.c | 83 + .../riscv/rvv/base/ternop_vv_constraint-6.c | 83 + .../riscv/rvv/base/ternop_vx_constraint-8.c | 71 + .../riscv/rvv/base/ternop_vx_constraint-9.c | 71 + 19 files changed, 4132 insertions(+), 217 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vv_constraint-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vv_constraint-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vv_constraint-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vv_constraint-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vx_constraint-8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/ternop_vx_constraint-9.c