This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 4468ee17b84 [X86] Use SDValue::getConstantOperandVal helper. NFCI. new 0cb25a2a101 MIParser/MIRPrinter: Compute block successors if not explic [...] new 96d48fac545 [AMDGPU] In the new waitcnt insertion pass, use getHeader [...] new ba512990afb [StreamArray] Pipe the Offset through the constructor.

The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: docs/MIRLangRef.rst | 2 + {lib => include/llvm}/CodeGen/MIRPrinter.h | 13 ++ include/llvm/Support/BinaryStreamArray.h | 6 +- lib/CodeGen/MIRParser/MIParser.cpp | 42 +++++- lib/CodeGen/MIRPrinter.cpp | 73 ++++++++++- lib/CodeGen/MIRPrintingPass.cpp | 3 +- lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 10 +- test/CodeGen/AArch64/loh.mir | 1 - test/CodeGen/AArch64/machine-copy-remove.mir | 62 --------- test/CodeGen/AArch64/machine-sink-zr.mir | 5 - test/CodeGen/AArch64/regcoal-physreg.mir | 2 - test/CodeGen/AMDGPU/detect-dead-lanes.mir | 6 - test/CodeGen/AMDGPU/inserted-wait-states.mir | 20 --- test/CodeGen/AMDGPU/invert-br-undef-vcc.mir | 3 - test/CodeGen/AMDGPU/liveness.mir | 2 - test/CodeGen/AMDGPU/optimize-if-exec-masking.mir | 20 --- test/CodeGen/AMDGPU/rename-independent-subregs.mir | 1 - test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 3 - test/CodeGen/AMDGPU/subreg-intervals.mir | 3 - .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 6 - test/CodeGen/AMDGPU/waitcnt-looptest.ll | 146 +++++++++++++++++++++ test/CodeGen/ARM/ARMLoadStoreDBG.mir | 1 - test/CodeGen/ARM/cmp1-peephole-thumb.mir | 3 - test/CodeGen/ARM/cmp2-peephole-thumb.mir | 5 - test/CodeGen/ARM/dbg-range-extension.mir | 5 - test/CodeGen/MIR/Generic/branch-probabilities.ll | 28 ---- test/CodeGen/MIR/X86/auto-successor.mir | 61 +++++++++ test/CodeGen/MIR/X86/branch-probabilities.mir | 18 +++ test/CodeGen/MIR/X86/successor-basic-blocks.mir | 1 - test/CodeGen/X86/branchfolding-undef.mir | 1 - test/CodeGen/X86/eflags-copy-expansion.mir | 1 - test/CodeGen/X86/implicit-null-checks.mir | 32 ----- test/CodeGen/X86/invalid-liveness.mir | 2 - test/CodeGen/X86/machine-region-info.mir | 23 +--- test/CodeGen/X86/pr27681.mir | 3 - test/CodeGen/X86/pre-coalesce.mir | 7 - 36 files changed, 357 insertions(+), 263 deletions(-) rename {lib => include/llvm}/CodeGen/MIRPrinter.h (58%) create mode 100644 test/CodeGen/AMDGPU/waitcnt-looptest.ll delete mode 100644 test/CodeGen/MIR/Generic/branch-probabilities.ll create mode 100644 test/CodeGen/MIR/X86/auto-successor.mir create mode 100644 test/CodeGen/MIR/X86/branch-probabilities.mir