This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 307315e0e95 [WebAssembly] Optimize ISel for SIMD Boolean reductions new 5b56cc85b0f Rename ExpandISelPseudo->FinalizeISel, delay register reservation

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/Passes.h | 5 ++-- include/llvm/InitializePasses.h | 2 +- lib/CodeGen/CMakeLists.txt | 2 +- lib/CodeGen/CodeGen.cpp | 2 +- .../{ExpandISelPseudos.cpp => FinalizeISel.cpp} | 29 ++++++++++++---------- lib/CodeGen/MachineVerifier.cpp | 2 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 29 ++++++++++++++++++++++ lib/CodeGen/TargetPassConfig.cpp | 13 +++++----- lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 3 ++- lib/Target/X86/X86ISelLowering.cpp | 2 +- .../gisel-commandline-option-fastisel.ll | 2 +- .../AArch64/GlobalISel/gisel-commandline-option.ll | 2 +- test/CodeGen/AArch64/O0-pipeline.ll | 2 +- test/CodeGen/AArch64/O3-pipeline.ll | 2 +- test/CodeGen/AArch64/apple-latest-cpu.ll | 2 +- test/CodeGen/AArch64/arm64-fast-isel-rem.ll | 2 +- test/CodeGen/AArch64/fast-isel-dbg.ll | 2 +- test/CodeGen/AArch64/tail-call-unused-zext.ll | 2 +- .../si-instr-info-correct-implicit-operands.ll | 2 +- test/CodeGen/ARM/GlobalISel/pr35375.ll | 4 +-- test/CodeGen/ARM/O3-pipeline.ll | 2 +- test/CodeGen/ARM/Windows/dbzchk.ll | 6 ++--- test/CodeGen/ARM/Windows/vla-cpsr.ll | 2 +- test/CodeGen/ARM/copy-by-struct-i32.ll | 2 +- test/CodeGen/Generic/MachineBranchProb.ll | 2 +- test/CodeGen/Hexagon/call-v4.ll | 2 +- .../print-parse-verify-failedISel-property.mir | 2 +- test/CodeGen/MIR/AMDGPU/machine-function-info.ll | 2 +- test/CodeGen/MIR/Generic/multiRunPass.mir | 12 ++++----- .../buildpairf64-extractelementf64-implicit-sp.ll | 6 ++--- .../indirect-jump-hazard/guards-verify-call.mir | 2 +- .../guards-verify-tailcall.mir | 2 +- test/CodeGen/Mips/instverify/dext-pos.mir | 2 +- test/CodeGen/Mips/instverify/dext-size.mir | 2 +- test/CodeGen/Mips/instverify/dextm-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/dextm-pos.mir | 2 +- test/CodeGen/Mips/instverify/dextm-size.mir | 2 +- test/CodeGen/Mips/instverify/dextu-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/dextu-pos.mir | 2 +- test/CodeGen/Mips/instverify/dextu-size-valid.mir | 2 +- test/CodeGen/Mips/instverify/dextu-size.mir | 2 +- test/CodeGen/Mips/instverify/dins-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/dins-pos.mir | 2 +- test/CodeGen/Mips/instverify/dins-size.mir | 2 +- test/CodeGen/Mips/instverify/dinsm-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/dinsm-pos.mir | 2 +- test/CodeGen/Mips/instverify/dinsm-size.mir | 2 +- test/CodeGen/Mips/instverify/dinsu-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/dinsu-pos.mir | 2 +- test/CodeGen/Mips/instverify/dinsu-size.mir | 2 +- test/CodeGen/Mips/instverify/ext-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/ext-pos.mir | 2 +- test/CodeGen/Mips/instverify/ext-size.mir | 2 +- test/CodeGen/Mips/instverify/ins-pos-size.mir | 2 +- test/CodeGen/Mips/instverify/ins-pos.mir | 2 +- test/CodeGen/Mips/instverify/ins-size.mir | 2 +- test/CodeGen/Mips/micromips-eva.mir | 2 +- .../Mips/micromips-target-external-symbol-reloc.ll | 2 +- .../Mips/mirparser/target-flags-pic-mxgot-tls.mir | 4 +-- .../Mips/mirparser/target-flags-pic-o32.mir | 4 +-- test/CodeGen/Mips/mirparser/target-flags-pic.mir | 4 +-- .../Mips/mirparser/target-flags-static-tls.mir | 4 +-- test/CodeGen/Mips/unaligned-memops-mapping.mir | 2 +- test/CodeGen/Mips/unaligned-memops.ll | 4 +-- test/CodeGen/PowerPC/debuginfo-split-int.ll | 2 +- test/CodeGen/SystemZ/cc-liveness.ll | 2 +- test/CodeGen/SystemZ/debuginstr-02.mir | 2 +- test/CodeGen/X86/MachineBranchProb.ll | 2 +- test/CodeGen/X86/O0-pipeline.ll | 2 +- test/CodeGen/X86/O3-pipeline.ll | 2 +- test/CodeGen/X86/catchpad-weight.ll | 2 +- test/CodeGen/X86/fast-isel-fneg-kill.ll | 2 +- test/CodeGen/X86/fixed-stack-di-mir.ll | 2 +- test/CodeGen/X86/i16lshr8pat.ll | 2 +- .../CodeGen/X86/inline-asm-avx512f-x-constraint.ll | 2 +- test/CodeGen/X86/inline-asm-default-clobbers.ll | 2 +- test/CodeGen/X86/pr39896.ll | 2 +- test/CodeGen/X86/sjlj-shadow-stack-liveness.mir | 2 +- test/CodeGen/X86/sqrt-fastmath-mir.ll | 2 +- test/CodeGen/X86/stack-protector-weight.ll | 8 +++--- test/CodeGen/X86/switch-edge-weight.ll | 8 +++--- test/CodeGen/X86/switch-jump-table.ll | 2 +- test/CodeGen/X86/switch-lower-peel-top-case.ll | 2 +- test/CodeGen/X86/vecloadextract.ll | 2 +- test/CodeGen/X86/vmaskmov-offset.ll | 2 +- test/CodeGen/X86/xor-combine-debugloc.ll | 2 +- test/DebugInfo/ARM/float-stack-arg.ll | 2 +- test/DebugInfo/Generic/linear-dbg-value.ll | 2 +- test/DebugInfo/X86/dbg-value-arg-movement.ll | 2 +- test/DebugInfo/X86/dbg-value-frame-index-2.ll | 2 +- test/DebugInfo/X86/dbg-value-funcarg.ll | 2 +- test/DebugInfo/X86/dbg-value-funcarg2.ll | 2 +- test/DebugInfo/X86/pr40427.ll | 2 +- test/DebugInfo/X86/safestack-byval.ll | 2 +- test/DebugInfo/X86/sdag-dangling-dbgvalue.ll | 2 +- test/DebugInfo/X86/sdag-dbgvalue-phi-use-1.ll | 2 +- test/DebugInfo/X86/sdag-dbgvalue-phi-use-2.ll | 2 +- test/DebugInfo/X86/sdag-dbgvalue-phi-use-3.ll | 2 +- test/DebugInfo/X86/sdag-dbgvalue-phi-use-4.ll | 2 +- test/DebugInfo/X86/sdag-dbgvalue-ssareg.ll | 2 +- test/DebugInfo/X86/sdag-ir-salvage.ll | 2 +- 102 files changed, 175 insertions(+), 140 deletions(-) rename lib/CodeGen/{ExpandISelPseudos.cpp => FinalizeISel.cpp} (68%)