This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_size-cpu2017rate/llvm-arm-master-Oz in repository toolchain/ci/base-artifacts.

from 2243aec8ee onsuccess: #35: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...] new 34b92fb817 onsuccess: #36: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1916 -> 1944 bytes 02-build_bmk_llvm/console.log.xz | Bin 236532 -> 247864 bytes 03-benchmark/benchmark-build.log | 48 +- 03-benchmark/benchmark.log | 46 +- 03-benchmark/console.log.xz | Bin 5456 -> 5392 bytes 04-check_regression/bmk-specific-variability.csv | 90 +- 04-check_regression/console.log.xz | Bin 3260 -> 3508 bytes annex/bmk-data/csv_results/md5sum.csv | 2 +- annex/bmk-data/csv_results/perf.csv | 2 +- annex/bmk-data/csv_results/results.csv | 2 +- annex/bmk-data/csv_results/size.csv | 2 +- .../CPU2017.parallel.fprate.train.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.12 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.3 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.6 | 1 + .../CPU2017.parallel.fprate.train.csv.run.10 | 1 + .../CPU2017.parallel.fprate.train.csv.run.12 | 1 + .../CPU2017.parallel.fprate.train.csv.run.14 | 1 + .../CPU2017.parallel.fprate.train.csv.run.3 | 1 + .../CPU2017.parallel.fprate.train.csv.run.5 | 1 + .../CPU2017.parallel.fprate.train.csv.run.6 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.10 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.12 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.14 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.3 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.6 | 1 + .../CPU2017.parallel.fprate.train.html.run.10 | 1 + .../CPU2017.parallel.fprate.train.html.run.12 | 1 + .../CPU2017.parallel.fprate.train.html.run.14 | 1 + .../CPU2017.parallel.fprate.train.html.run.3 | 1 + .../CPU2017.parallel.fprate.train.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.html.run.6 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.12 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.3 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.6 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.10 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.12 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.14 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.3 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.5 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.6 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.10 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.12 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.14 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.3 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.5 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.6 | 1 + .../CPU2017.parallel.fprate.train.txt.run.10 | 1 + .../CPU2017.parallel.fprate.train.txt.run.12 | 1 + .../CPU2017.parallel.fprate.train.txt.run.14 | 1 + .../CPU2017.parallel.fprate.train.txt.run.3 | 1 + .../CPU2017.parallel.fprate.train.txt.run.5 | 1 + .../CPU2017.parallel.fprate.train.txt.run.6 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.11 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.13 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.2 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.7 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.8 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.csv.run.0 | 1 + .../CPU2017.parallel.intrate.train.csv.run.1 | 1 + .../CPU2017.parallel.intrate.train.csv.run.11 | 1 + .../CPU2017.parallel.intrate.train.csv.run.13 | 1 + .../CPU2017.parallel.intrate.train.csv.run.15 | 1 + .../CPU2017.parallel.intrate.train.csv.run.2 | 1 + .../CPU2017.parallel.intrate.train.csv.run.7 | 1 + .../CPU2017.parallel.intrate.train.csv.run.8 | 1 + .../CPU2017.parallel.intrate.train.csv.run.9 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.0 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.1 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.11 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.13 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.15 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.2 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.7 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.8 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.html.run.0 | 1 + .../CPU2017.parallel.intrate.train.html.run.1 | 1 + .../CPU2017.parallel.intrate.train.html.run.11 | 1 + .../CPU2017.parallel.intrate.train.html.run.13 | 1 + .../CPU2017.parallel.intrate.train.html.run.15 | 1 + .../CPU2017.parallel.intrate.train.html.run.2 | 1 + .../CPU2017.parallel.intrate.train.html.run.7 | 1 + .../CPU2017.parallel.intrate.train.html.run.8 | 1 + .../CPU2017.parallel.intrate.train.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.11 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.13 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.2 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.7 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.8 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.0 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.1 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.11 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.13 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.15 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.2 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.7 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.8 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.9 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.0 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.1 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.11 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.13 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.15 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.2 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.7 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.8 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.9 | 1 + .../CPU2017.parallel.intrate.train.txt.run.0 | 1 + .../CPU2017.parallel.intrate.train.txt.run.1 | 1 + .../CPU2017.parallel.intrate.train.txt.run.11 | 1 + .../CPU2017.parallel.intrate.train.txt.run.13 | 1 + .../CPU2017.parallel.intrate.train.txt.run.15 | 1 + .../CPU2017.parallel.intrate.train.txt.run.2 | 1 + .../CPU2017.parallel.intrate.train.txt.run.7 | 1 + .../CPU2017.parallel.intrate.train.txt.run.8 | 1 + .../CPU2017.parallel.intrate.train.txt.run.9 | 1 + .../CPU2017.parallel.log.build.0 | 1 + .../CPU2017.parallel.log.build.1 | 1 + .../CPU2017.parallel.log.build.10 | 1 + .../CPU2017.parallel.log.build.11 | 1 + .../CPU2017.parallel.log.build.12 | 1 + .../CPU2017.parallel.log.build.13 | 1 + .../CPU2017.parallel.log.build.14 | 1 + .../CPU2017.parallel.log.build.15 | 1 + .../CPU2017.parallel.log.build.2 | 1 + .../CPU2017.parallel.log.build.3 | 1 + .../CPU2017.parallel.log.build.4 | 1 + .../CPU2017.parallel.log.build.5 | 1 + .../CPU2017.parallel.log.build.6 | 1 + .../CPU2017.parallel.log.build.7 | 1 + .../CPU2017.parallel.log.build.8 | 1 + .../CPU2017.parallel.log.build.9 | 1 + .../CPU2017.parallel.log.debug.build.4 | 1 + .../CPU2017.parallel.log.debug.run.4 | 1 + .../CPU2017.parallel.log.run.0 | 1 + .../CPU2017.parallel.log.run.1 | 1 + .../CPU2017.parallel.log.run.10 | 1 + .../CPU2017.parallel.log.run.11 | 1 + .../CPU2017.parallel.log.run.12 | 1 + .../CPU2017.parallel.log.run.13 | 1 + .../CPU2017.parallel.log.run.14 | 1 + .../CPU2017.parallel.log.run.15 | 1 + .../CPU2017.parallel.log.run.2 | 1 + .../CPU2017.parallel.log.run.3 | 1 + .../CPU2017.parallel.log.run.4 | 1 + .../CPU2017.parallel.log.run.5 | 1 + .../CPU2017.parallel.log.run.6 | 1 + .../CPU2017.parallel.log.run.7 | 1 + .../CPU2017.parallel.log.run.8 | 1 + .../CPU2017.parallel.log.run.9 | 1 + .../kallsyms | 39505 +++++++++++-------- .../08bad281b2b0a7ca000000000000000000000000/elf | Bin 0 -> 1469304 bytes .../probes | 0 .../f763cac00daeea50000000000000000000000000}/elf | Bin 6321128 -> 6321816 bytes .../probes | 0 .../cc21d6de04f58ed6000000000000000000000000}/elf | Bin 13327388 -> 13327444 bytes .../probes | 0 .../d059cc9975548ea6000000000000000000000000}/elf | Bin 79280 -> 79312 bytes .../probes | 0 .../f896d3bc4f52f8df000000000000000000000000/elf | Bin 0 -> 1331772 bytes .../probes | 0 .../4ad7ac97b1090470000000000000000000000000}/elf | Bin 154308 -> 154308 bytes .../probes | 0 .../be00bc80426b7e9b000000000000000000000000/elf | Bin 0 -> 125148 bytes .../probes | 0 .../71dcedd4f693a00f000000000000000000000000}/elf | Bin 153752 -> 154024 bytes .../probes | 0 .../8a6d8984bb5e5159000000000000000000000000}/elf | Bin 25040 -> 25040 bytes .../probes | 0 .../8f2d7ad1eae80956000000000000000000000000/elf | Bin 0 -> 389760 bytes .../probes | 0 .../2eb7e049ee295dbd000000000000000000000000}/elf | Bin 784848 -> 784848 bytes .../probes | 0 .../b0aacce0b1a48757000000000000000000000000/elf | Bin .../probes | 0 .../c77fb414b7652d4e000000000000000000000000/elf | Bin 0 -> 1908096 bytes .../probes | 0 .../1d793d71cabf7b2f000000000000000000000000}/elf | Bin 5316432 -> 5316720 bytes .../probes | 0 .../4844cc85bd3735a1000000000000000000000000}/elf | Bin 340388 -> 340500 bytes .../probes | 0 .../4fe6c4942f57f6440ab05a7d898720c95a049ce1/debug | Bin .../4fe6c4942f57f6440ab05a7d898720c95a049ce1/elf | Bin .../probes | 0 .../4861b45680e6ace43389c6c19d4a4b054fa2cc92/elf | Bin .../probes | 0 .../6a2b96731b3725b6371636f6f27c3343cd63d759/debug | Bin .../6a2b96731b3725b6371636f6f27c3343cd63d759/elf | Bin .../probes | 0 .../fb462931a4c5af32945cf3c3ba2f8f15e6decaba/elf | Bin .../probes | 0 .../perf.parallel.data/500.perlbench_r.data | 1 + .../perf.parallel.data/502.gcc_r.data | 1 + .../perf.parallel.data/505.mcf_r.data | 1 + .../perf.parallel.data/508.namd_r.data | 1 + .../perf.parallel.data/511.povray_r.data | 1 + .../perf.parallel.data/519.lbm_r.data | 1 + .../perf.parallel.data/520.omnetpp_r.data | 1 + .../perf.parallel.data/523.xalancbmk_r.data | 1 + .../perf.parallel.data/525.x264_r.data | 1 + .../perf.parallel.data/526.blender_r.data | 1 + .../perf.parallel.data/531.deepsjeng_r.data | 1 + .../perf.parallel.data/538.imagick_r.data | 1 + .../perf.parallel.data/541.leela_r.data | 1 + .../perf.parallel.data/544.nab_r.data | 1 + .../perf.parallel.data/557.xz_r.data | 1 + .../save.parallel.temps/500.perlbench_r.tar.xz | 1 + .../save.parallel.temps/502.gcc_r.tar.xz | 1 + .../save.parallel.temps/505.mcf_r.tar.xz | 1 + .../save.parallel.temps/508.namd_r.tar.xz | 1 + .../save.parallel.temps/510.parest_r.tar.xz | 0 .../save.parallel.temps/511.povray_r.tar.xz | 1 + .../save.parallel.temps/519.lbm_r.tar.xz | 1 + .../save.parallel.temps/520.omnetpp_r.tar.xz | 1 + .../save.parallel.temps/523.xalancbmk_r.tar.xz | 1 + .../save.parallel.temps/525.x264_r.tar.xz | 1 + .../save.parallel.temps/526.blender_r.tar.xz | 1 + .../save.parallel.temps/531.deepsjeng_r.tar.xz | 1 + .../save.parallel.temps/538.imagick_r.tar.xz | 1 + .../save.parallel.temps/541.leela_r.tar.xz | 1 + .../save.parallel.temps/544.nab_r.tar.xz | 1 + .../save.parallel.temps/557.xz_r.tar.xz | 1 + .../CPU2017.parallel.fprate.train.cfg.run.10 | 1 - .../CPU2017.parallel.fprate.train.cfg.run.12 | 1 - .../CPU2017.parallel.fprate.train.cfg.run.14 | 1 - .../CPU2017.parallel.fprate.train.cfg.run.3 | 1 - .../CPU2017.parallel.fprate.train.cfg.run.5 | 1 - .../CPU2017.parallel.fprate.train.cfg.run.6 | 1 - .../CPU2017.parallel.fprate.train.csv.run.10 | 1 - .../CPU2017.parallel.fprate.train.csv.run.12 | 1 - .../CPU2017.parallel.fprate.train.csv.run.14 | 1 - .../CPU2017.parallel.fprate.train.csv.run.3 | 1 - .../CPU2017.parallel.fprate.train.csv.run.5 | 1 - .../CPU2017.parallel.fprate.train.csv.run.6 | 1 - ...CPU2017.parallel.fprate.train.flags.html.run.10 | 1 - ...CPU2017.parallel.fprate.train.flags.html.run.12 | 1 - ...CPU2017.parallel.fprate.train.flags.html.run.14 | 1 - .../CPU2017.parallel.fprate.train.flags.html.run.3 | 1 - .../CPU2017.parallel.fprate.train.flags.html.run.5 | 1 - .../CPU2017.parallel.fprate.train.flags.html.run.6 | 1 - .../CPU2017.parallel.fprate.train.html.run.10 | 1 - .../CPU2017.parallel.fprate.train.html.run.12 | 1 - .../CPU2017.parallel.fprate.train.html.run.14 | 1 - .../CPU2017.parallel.fprate.train.html.run.3 | 1 - .../CPU2017.parallel.fprate.train.html.run.5 | 1 - .../CPU2017.parallel.fprate.train.html.run.6 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.10 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.12 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.14 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.3 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.5 | 1 - .../CPU2017.parallel.fprate.train.orig.cfg.run.6 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.10 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.12 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.14 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.3 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.5 | 1 - .../CPU2017.parallel.fprate.train.pdf.run.6 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.10 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.12 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.14 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.3 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.5 | 1 - .../CPU2017.parallel.fprate.train.rsf.run.6 | 1 - .../CPU2017.parallel.fprate.train.txt.run.10 | 1 - .../CPU2017.parallel.fprate.train.txt.run.12 | 1 - .../CPU2017.parallel.fprate.train.txt.run.14 | 1 - .../CPU2017.parallel.fprate.train.txt.run.3 | 1 - .../CPU2017.parallel.fprate.train.txt.run.5 | 1 - .../CPU2017.parallel.fprate.train.txt.run.6 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.0 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.1 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.11 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.13 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.15 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.2 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.7 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.8 | 1 - .../CPU2017.parallel.intrate.train.cfg.run.9 | 1 - .../CPU2017.parallel.intrate.train.csv.run.0 | 1 - .../CPU2017.parallel.intrate.train.csv.run.1 | 1 - .../CPU2017.parallel.intrate.train.csv.run.11 | 1 - .../CPU2017.parallel.intrate.train.csv.run.13 | 1 - .../CPU2017.parallel.intrate.train.csv.run.15 | 1 - .../CPU2017.parallel.intrate.train.csv.run.2 | 1 - .../CPU2017.parallel.intrate.train.csv.run.7 | 1 - .../CPU2017.parallel.intrate.train.csv.run.8 | 1 - .../CPU2017.parallel.intrate.train.csv.run.9 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.0 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.1 | 1 - ...PU2017.parallel.intrate.train.flags.html.run.11 | 1 - ...PU2017.parallel.intrate.train.flags.html.run.13 | 1 - ...PU2017.parallel.intrate.train.flags.html.run.15 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.2 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.7 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.8 | 1 - ...CPU2017.parallel.intrate.train.flags.html.run.9 | 1 - .../CPU2017.parallel.intrate.train.html.run.0 | 1 - .../CPU2017.parallel.intrate.train.html.run.1 | 1 - .../CPU2017.parallel.intrate.train.html.run.11 | 1 - .../CPU2017.parallel.intrate.train.html.run.13 | 1 - .../CPU2017.parallel.intrate.train.html.run.15 | 1 - .../CPU2017.parallel.intrate.train.html.run.2 | 1 - .../CPU2017.parallel.intrate.train.html.run.7 | 1 - .../CPU2017.parallel.intrate.train.html.run.8 | 1 - .../CPU2017.parallel.intrate.train.html.run.9 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.0 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.1 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.11 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.13 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.15 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.2 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.7 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.8 | 1 - .../CPU2017.parallel.intrate.train.orig.cfg.run.9 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.0 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.1 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.11 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.13 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.15 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.2 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.7 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.8 | 1 - .../CPU2017.parallel.intrate.train.pdf.run.9 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.0 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.1 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.11 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.13 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.15 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.2 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.7 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.8 | 1 - .../CPU2017.parallel.intrate.train.rsf.run.9 | 1 - .../CPU2017.parallel.intrate.train.txt.run.0 | 1 - .../CPU2017.parallel.intrate.train.txt.run.1 | 1 - .../CPU2017.parallel.intrate.train.txt.run.11 | 1 - .../CPU2017.parallel.intrate.train.txt.run.13 | 1 - .../CPU2017.parallel.intrate.train.txt.run.15 | 1 - .../CPU2017.parallel.intrate.train.txt.run.2 | 1 - .../CPU2017.parallel.intrate.train.txt.run.7 | 1 - .../CPU2017.parallel.intrate.train.txt.run.8 | 1 - .../CPU2017.parallel.intrate.train.txt.run.9 | 1 - .../CPU2017.parallel.log.build.0 | 1 - .../CPU2017.parallel.log.build.1 | 1 - .../CPU2017.parallel.log.build.10 | 1 - .../CPU2017.parallel.log.build.11 | 1 - .../CPU2017.parallel.log.build.12 | 1 - .../CPU2017.parallel.log.build.13 | 1 - .../CPU2017.parallel.log.build.14 | 1 - .../CPU2017.parallel.log.build.15 | 1 - .../CPU2017.parallel.log.build.2 | 1 - .../CPU2017.parallel.log.build.3 | 1 - .../CPU2017.parallel.log.build.4 | 1 - .../CPU2017.parallel.log.build.5 | 1 - .../CPU2017.parallel.log.build.6 | 1 - .../CPU2017.parallel.log.build.7 | 1 - .../CPU2017.parallel.log.build.8 | 1 - .../CPU2017.parallel.log.build.9 | 1 - .../CPU2017.parallel.log.debug.build.4 | 1 - .../CPU2017.parallel.log.debug.run.4 | 1 - .../CPU2017.parallel.log.run.0 | 1 - .../CPU2017.parallel.log.run.1 | 1 - .../CPU2017.parallel.log.run.10 | 1 - .../CPU2017.parallel.log.run.11 | 1 - .../CPU2017.parallel.log.run.12 | 1 - .../CPU2017.parallel.log.run.13 | 1 - .../CPU2017.parallel.log.run.14 | 1 - .../CPU2017.parallel.log.run.15 | 1 - .../CPU2017.parallel.log.run.2 | 1 - .../CPU2017.parallel.log.run.3 | 1 - .../CPU2017.parallel.log.run.4 | 1 - .../CPU2017.parallel.log.run.5 | 1 - .../CPU2017.parallel.log.run.6 | 1 - .../CPU2017.parallel.log.run.7 | 1 - .../CPU2017.parallel.log.run.8 | 1 - .../CPU2017.parallel.log.run.9 | 1 - .../ed6cfd7a1d72d703000000000000000000000000/elf | Bin 1469044 -> 0 bytes .../3bf1ff21f4c1b35f000000000000000000000000/elf | Bin 1333352 -> 0 bytes .../a79cae55aff19e61000000000000000000000000/elf | Bin 125196 -> 0 bytes .../bf580e53b3bebf45000000000000000000000000/elf | Bin 389620 -> 0 bytes .../3eff7ced24baad84000000000000000000000000/elf | Bin 1907956 -> 0 bytes .../perf.parallel.data/500.perlbench_r.data | 1 - .../perf.parallel.data/502.gcc_r.data | 1 - .../perf.parallel.data/505.mcf_r.data | 1 - .../perf.parallel.data/508.namd_r.data | 1 - .../perf.parallel.data/511.povray_r.data | 1 - .../perf.parallel.data/519.lbm_r.data | 1 - .../perf.parallel.data/520.omnetpp_r.data | 1 - .../perf.parallel.data/523.xalancbmk_r.data | 1 - .../perf.parallel.data/525.x264_r.data | 1 - .../perf.parallel.data/526.blender_r.data | 1 - .../perf.parallel.data/531.deepsjeng_r.data | 1 - .../perf.parallel.data/538.imagick_r.data | 1 - .../perf.parallel.data/541.leela_r.data | 1 - .../perf.parallel.data/544.nab_r.data | 1 - .../perf.parallel.data/557.xz_r.data | 1 - .../save.parallel.temps/500.perlbench_r.tar.xz | 1 - .../save.parallel.temps/502.gcc_r.tar.xz | 1 - .../save.parallel.temps/505.mcf_r.tar.xz | 1 - .../save.parallel.temps/508.namd_r.tar.xz | 1 - .../save.parallel.temps/511.povray_r.tar.xz | 1 - .../save.parallel.temps/519.lbm_r.tar.xz | 1 - .../save.parallel.temps/520.omnetpp_r.tar.xz | 1 - .../save.parallel.temps/523.xalancbmk_r.tar.xz | 1 - .../save.parallel.temps/525.x264_r.tar.xz | 1 - .../save.parallel.temps/526.blender_r.tar.xz | 1 - .../save.parallel.temps/531.deepsjeng_r.tar.xz | 1 - .../save.parallel.temps/538.imagick_r.tar.xz | 1 - .../save.parallel.temps/541.leela_r.tar.xz | 1 - .../save.parallel.temps/544.nab_r.tar.xz | 1 - .../save.parallel.temps/557.xz_r.tar.xz | 1 - git/llvm_rev | 2 +- jenkins/build-name | 2 +- jenkins/rewrite.log | 9 +- jenkins/run-build.env | 6 +- manifest.sh | 6 +- results-vs-prev/compare-results-internal.csv | 77 +- results-vs-prev/csvs2table-results-brief.csv | 40 +- results-vs-prev/csvs2table-results-full.csv | 2965 +- results-vs-prev/csvs2table-results-internal.csv | 77 +- results-vs-prev/csvs2table-results.csv | 77 +- results-vs-prev/interesting-symbols.csv | 17 +- results-vs-prev/results-internal.csv | 77 +- results-vs-prev/tcwg-benchmark-results.log | 1640 +- results_id | 2 +- 440 files changed, 26242 insertions(+), 18820 deletions(-) create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.build.9 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.debug.run.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/CPU2017.parallel.log.run.9 rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/.debug [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug/home/tcwg- [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/perf.para [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/500.pe [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/502.gc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/505.mc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/508.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/511.po [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/519.lb [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/520.om [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/523.xa [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/525.x2 [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/526.bl [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/531.de [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/538.im [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/541.le [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/544.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/perf.parallel.data/557.xz_r.data create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/500.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/502.g [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/505.m [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/508.n [...] rename annex/bmk-data/{tcwg-bmk-sq-02.tcwglab => tcwg-bmk-sq-01.tcwglab}/save.para [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/511.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/519.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/520.o [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/523.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/525.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/526.b [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/531.d [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/538.i [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/541.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/544.n [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-01.tcwglab/save.parallel.temps/557.x [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.0 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.1 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.10 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.11 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.12 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.13 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.14 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.15 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.2 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.3 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.4 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.5 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.6 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.7 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.8 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.9 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debug.run.4 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.0 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.1 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.10 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.11 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.12 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.13 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.14 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.15 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.2 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.3 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.4 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.5 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.6 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.7 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.8 delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.9 delete mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] delete mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] delete mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] delete mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] delete mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/500.pe [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/502.gc [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/505.mc [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/508.na [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/511.po [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/519.lb [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/520.om [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/523.xa [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/525.x2 [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/526.bl [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/531.de [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/538.im [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/541.le [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/544.na [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/557.xz_r.data delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/500.p [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/502.g [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/505.m [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/508.n [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/511.p [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/519.l [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/520.o [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/523.x [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/525.x [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/526.b [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/531.d [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/538.i [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/541.l [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/544.n [...] delete mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/557.x [...]