This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/llvm-project.

from 57190b3974f [InstCombine] Add assume context test; NFC adds 194b337f332 Avoid eager template instantiation caused by the variant na [...] adds 8eb86a15c5c [GitSVN][NFC] Mark dry-run commits as such in the log output adds 8f1d7d1c55c consistency in the release notes adds 273857d1ea9 Harden variant test added in r366022 adds aae0cb67ed7 Cleanup whitespace in <variant>. NFC. adds 24cacf9c56f [clang][Driver][ARM] Favor -mfpu over default CPU features adds fff5dc0b173 Support __seg_fs and __seg_gs on x86 adds 8111807a03c Fix uninitialized variable analyzer warning. NFCI. adds 9428d95ce7f [LV] Exclude loop-invariant inputs from scalar cost computation. adds 951bb68ce26 [TargetParser][ARM] Account dependencies when processing ta [...] adds 3c0e2bb0cba Add test for variant construction with duplicate types. adds 4066978cb7a Improve compile time of variant. adds 635d103e0be [X86] Separate the memory size of vzext_load/vextract_store [...] adds 2d63fbb7b1f [ValueTracking] Look through constant Int2Ptr/Ptr2Int expressions adds 776ac79e88d [NFC][PowerPC] Add the test block-placement.mir adds c3805d761ea [BPF] add unit tests for preserve_{array,union,struct}_acce [...] adds 335f955dc49 [PowerPC] Support fp128 libcalls adds f1ee04c42a4 [LoopInfo] Introduce getUniqueNonLatchExitBlocks utility function adds 796ed134ccc Remove set but unused variable. adds 45c43e7d04d [LoopUtils] Extend the scope of getLoopEstimatedTripCount adds 54869ec907f [Attributor] Deduce "nonnull" attribute adds 6bd02a442c0 [PowerPC] Support -mabi=ieeelongdouble and -mabi=ibmlongdouble adds d02f17daed3 [clangd] Added highlighting to enum constants. adds ea36cdcec31 DeveloperPolicy: fix a typo adds 17b4a932fae [clangd] Added highlighting for members and methods. adds 3ed93b4673b [Loop Peeling] Enable peeling for loops with multiple exits adds 1d554b74412 [LoopVectorize] Pass unfiltered list of arguments to getInt [...] adds d021ad9fbeb [Loop Peeling] Fix the bug with IDom setting for exit loops adds da750b1688f [ARM] Adjust how NEON shifts are lowered adds 309246e4e2f [obj2yaml] - Rework tool's error reporting logic for ELF target. adds b91403d4670 Revert r366052 "[obj2yaml] - Rework tool's error reporting [...] adds f059147a108 [ARM] Move Shifts after Bits. NFC adds 0bf0b8ff7c7 [libFuzzer] Disable fork.test on AArch64 adds 6e89887642f [ARM] MVE Vector Shifts adds 8d9b9f6bf2c [LLD][ELF] - Minor simplification. NFC. adds 224816ba169 Recommit r366052 "[obj2yaml] - Rework tool's error reportin [...] adds 960ff0810da [OpenCL][PR41727] Prevent ICE on global dtors adds 7d5100115af PDB HashTable: Make iterator key type const adds 14d115ff98a [ASTImporter] Using Lang_CXX14 in ASTImporterVisibilityTest. adds 130df2c7e8f Fix uninitialized variable analyzer warning. NFCI. adds d6f34bf4d4a [OpenCL] Deduce addr space for pointee of dependent types i [...] adds 83ae0b5eb4f [mips] Remove "else-after-return". NFC adds 12400b97838 [Testing] Add missing "REQUIRES: asserts" adds 60fb5e97a0d [X86] isTargetShuffleEquivalent - assert the expected mask [...] adds 8d879c8d954 [AMDGPU][MC] Corrected encoding of src0 for DS_GWS_* instructions adds 63d00b19e5c [OPENMP]Add support for analysis of if clauses. adds cb238de456b [PatternMatch] Implement matching code for LibFunc adds 4e34a85aa2e [clangd] Fix duplicate highlighting tokens appearing in ini [...] adds 5153b1723a6 [AMDGPU][MC][GFX9][GFX10] Added support of GET_DOORBELL message adds 62cc16dac20 gn build: Add a note on how to locally tell git to ignore b [...] adds 1d91f94f095 [clangd] Fix doc adds fd08dcb9db0 [AMDGPU] fixed scheduler crash in gfx908 adds a13cca41c5c [ORC] Start adding ORCv1 to ORCv2 transition tips to the OR [...] adds e5086481b65 fix unnamed fiefield issue and add tests for __builtin_pres [...] adds 838c8e30c2f [X86][SSE] Add PACKSS with zero shuffle masks. new 5a07a614c0f [X86][SSE] Regenerated packss.ll test file. new 73e33368090 [docs][llvm-nm] Fix inconsistent grammar new 7284d443c3b Revert "r366069: [PatternMatch] Implement matching code for [...] new a53e779edc8 [x86] add tests for reductions that might be better with mo [...]

The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang-tools-extra/clangd/SemanticHighlighting.cpp | 38 +- clang-tools-extra/clangd/SemanticHighlighting.h | 3 + .../clangd/test/semantic-highlighting.test | 11 +- .../clangd/unittests/SemanticHighlightingTests.cpp | 67 +- clang-tools-extra/docs/clangd/Installation.rst | 2 +- clang/docs/LanguageExtensions.rst | 4 + clang/docs/ReleaseNotes.rst | 4 +- clang/include/clang/AST/OpenMPClause.h | 7 +- clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Driver/CC1Options.td | 2 + clang/lib/AST/ASTImporter.cpp | 2 +- clang/lib/AST/OpenMPClause.cpp | 19 + clang/lib/Basic/Targets/PPC.cpp | 4 +- clang/lib/Basic/Targets/X86.cpp | 5 + clang/lib/CodeGen/CGDeclCXX.cpp | 20 +- clang/lib/CodeGen/CGExpr.cpp | 21 +- clang/lib/CodeGen/CodeGenFunction.h | 3 + clang/lib/CodeGen/CodeGenModule.cpp | 8 +- clang/lib/CodeGen/ItaniumCXXABI.cpp | 21 +- clang/lib/CodeGen/TargetInfo.h | 5 + clang/lib/Driver/ToolChains/Arch/ARM.cpp | 6 +- clang/lib/Driver/ToolChains/Clang.cpp | 19 +- clang/lib/Frontend/CompilerInvocation.cpp | 1 + clang/lib/Sema/SemaDecl.cpp | 2 +- clang/lib/Sema/TreeTransform.h | 17 + clang/test/Analysis/cfg-openmp.cpp | 532 +++-- clang/test/CodeGen/arm-target-features.c | 2 +- clang/test/CodeGen/builtin-preserve-access-index.c | 177 ++ clang/test/CodeGen/ppc64-long-double.cpp | 11 + clang/test/CodeGenOpenCLCXX/atexit.cl | 11 + clang/test/Driver/ppc-abi.c | 18 + clang/test/OpenMP/cancel_if_messages.cpp | 10 + .../OpenMP/distribute_parallel_for_if_messages.cpp | 7 + .../distribute_parallel_for_simd_if_messages.cpp | 7 + clang/test/OpenMP/parallel_for_if_messages.cpp | 7 + .../test/OpenMP/parallel_for_simd_if_messages.cpp | 7 + clang/test/OpenMP/parallel_if_messages.cpp | 7 + .../test/OpenMP/parallel_sections_if_messages.cpp | 8 + clang/test/OpenMP/target_data_if_messages.cpp | 7 + .../test/OpenMP/target_enter_data_if_messages.cpp | 7 + clang/test/OpenMP/target_exit_data_if_messages.cpp | 7 + clang/test/OpenMP/target_if_messages.cpp | 7 + .../OpenMP/target_parallel_for_if_messages.cpp | 7 + .../target_parallel_for_simd_if_messages.cpp | 7 + clang/test/OpenMP/target_parallel_if_messages.cpp | 7 + clang/test/OpenMP/target_simd_if_messages.cpp | 7 + .../OpenMP/target_teams_distribute_if_messages.cpp | 7 + ...t_teams_distribute_parallel_for_if_messages.cpp | 7 + ...ms_distribute_parallel_for_simd_if_messages.cpp | 8 + .../target_teams_distribute_simd_if_messages.cpp | 7 + clang/test/OpenMP/target_teams_if_messages.cpp | 7 + clang/test/OpenMP/target_update_if_messages.cpp | 7 + clang/test/OpenMP/task_if_messages.cpp | 7 + .../teams_distribute_parallel_for_if_messages.cpp | 8 + ...ms_distribute_parallel_for_simd_if_messages.cpp | 8 + clang/test/Preprocessor/arm-target-features.c | 29 +- clang/test/Preprocessor/x86_seg_fs_gs.c | 7 + clang/test/Sema/builtin-preserve-access-index.c | 13 + .../test/SemaOpenCLCXX/address-space-deduction.cl | 39 + clang/unittests/AST/ASTImporterVisibilityTest.cpp | 40 +- compiler-rt/test/fuzzer/fork.test | 2 +- libcxx/include/variant | 85 +- .../stress_test_variant_overloads_impl.sh.cpp | 118 + .../variant.variant/variant.ctor/T.pass.cpp | 26 +- lld/ELF/InputFiles.cpp | 10 +- llvm/docs/AMDGPU/gfx10_msg.rst | 2 + llvm/docs/AMDGPU/gfx9_msg.rst | 2 + llvm/docs/CommandGuide/llvm-nm.rst | 2 +- llvm/docs/DeveloperPolicy.rst | 2 +- llvm/docs/LangRef.rst | 12 +- ...{ORCv2DesignAndImplementation.rst => ORCv2.rst} | 159 +- llvm/docs/index.rst | 6 +- llvm/include/llvm/Analysis/LoopInfo.h | 8 + llvm/include/llvm/Analysis/LoopInfoImpl.h | 32 +- llvm/include/llvm/DebugInfo/PDB/Native/HashTable.h | 16 +- llvm/include/llvm/Object/ELF.h | 23 +- llvm/include/llvm/Support/ARMTargetParser.def | 5 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 32 + llvm/lib/Analysis/ValueTracking.cpp | 9 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 28 + llvm/lib/Support/ARMTargetParser.cpp | 56 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 4 +- llvm/lib/Target/AMDGPU/DSInstructions.td | 8 +- llvm/lib/Target/AMDGPU/SIDefines.h | 1 + llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 6 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.cpp | 2 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 11 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 256 ++- llvm/lib/Target/ARM/ARMISelLowering.h | 38 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 11 + llvm/lib/Target/ARM/ARMInstrMVE.td | 2264 ++++++++++---------- llvm/lib/Target/ARM/ARMInstrNEON.td | 194 +- llvm/lib/Target/Mips/MipsISelLowering.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 75 +- llvm/lib/Target/X86/X86InstrAVX512.td | 96 +- llvm/lib/Target/X86/X86InstrFragmentsSIMD.td | 26 +- llvm/lib/Target/X86/X86InstrSSE.td | 88 +- llvm/lib/Transforms/IPO/Attributor.cpp | 284 +++ llvm/lib/Transforms/Utils/LoopUnroll.cpp | 3 +- llvm/lib/Transforms/Utils/LoopUnrollPeel.cpp | 41 +- llvm/lib/Transforms/Utils/LoopUnrollRuntime.cpp | 20 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 20 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 57 +- .../CodeGen/AMDGPU/power-sched-no-instr-sunit.mir | 22 + llvm/test/CodeGen/ARM/vpadd.ll | 47 +- llvm/test/CodeGen/ARM/vuzp.ll | 46 +- llvm/test/CodeGen/BPF/CORE/intrinsic-array.ll | 80 + llvm/test/CodeGen/BPF/CORE/intrinsic-struct.ll | 77 + llvm/test/CodeGen/BPF/CORE/intrinsic-union.ll | 76 + llvm/test/CodeGen/PowerPC/block-placement.mir | 217 ++ llvm/test/CodeGen/PowerPC/fp128-libcalls.ll | 164 ++ llvm/test/CodeGen/Thumb2/mve-shifts.ll | 391 ++++ llvm/test/CodeGen/X86/haddsub.ll | 204 ++ llvm/test/CodeGen/X86/packss.ll | 61 + llvm/test/CodeGen/X86/phaddsub-extract.ll | 363 ++++ llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 73 +- llvm/test/CodeGen/X86/vector-shuffle-sse1.ll | 19 +- llvm/test/MC/AMDGPU/ds.s | 16 +- llvm/test/MC/AMDGPU/expressions.s | 2 +- llvm/test/MC/AMDGPU/gfx10_asm_all.s | 24 +- llvm/test/MC/AMDGPU/gfx7_asm_all.s | 30 +- llvm/test/MC/AMDGPU/gfx8_asm_all.s | 30 +- llvm/test/MC/AMDGPU/gfx9_asm_all.s | 30 +- llvm/test/MC/AMDGPU/sopp-gfx10.s | 17 + llvm/test/MC/AMDGPU/sopp-gfx9.s | 12 +- llvm/test/MC/Disassembler/AMDGPU/ds_vi.txt | 16 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 36 +- llvm/test/MC/Disassembler/AMDGPU/gfx8_dasm_all.txt | 48 +- llvm/test/MC/Disassembler/AMDGPU/gfx9_dasm_all.txt | 48 +- llvm/test/Transforms/FunctionAttrs/nonnull.ll | 323 ++- llvm/test/Transforms/FunctionAttrs/nosync.ll | 2 +- .../LoopUnroll/peel-loop-pgo-deopt-idom.ll | 55 + .../Transforms/LoopUnroll/peel-loop-pgo-deopt.ll | 81 + .../extractvalue-no-scalarization-required.ll | 109 + .../LoopVectorize/vector-intrinsic-call-cost.ll | 30 + llvm/test/tools/obj2yaml/section-group.test | 24 +- .../tools/obj2yaml/special-symbol-indices.yaml | 2 +- llvm/tools/obj2yaml/elf2yaml.cpp | 319 ++- llvm/tools/obj2yaml/obj2yaml.cpp | 13 +- llvm/tools/obj2yaml/obj2yaml.h | 2 +- llvm/unittests/Analysis/LoopInfoTest.cpp | 46 + llvm/unittests/Support/TargetParserTest.cpp | 15 +- llvm/utils/git-svn/git-llvm | 4 +- llvm/utils/gn/README.rst | 2 + 144 files changed, 6248 insertions(+), 2416 deletions(-) create mode 100644 clang/test/CodeGen/builtin-preserve-access-index.c create mode 100644 clang/test/CodeGenOpenCLCXX/atexit.cl create mode 100644 clang/test/Preprocessor/x86_seg_fs_gs.c create mode 100644 clang/test/Sema/builtin-preserve-access-index.c create mode 100644 libcxx/test/libcxx/utilities/meta/stress_tests/stress_test_vari [...] rename llvm/docs/{ORCv2DesignAndImplementation.rst => ORCv2.rst} (64%) create mode 100644 llvm/test/CodeGen/AMDGPU/power-sched-no-instr-sunit.mir create mode 100644 llvm/test/CodeGen/BPF/CORE/intrinsic-array.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/intrinsic-struct.ll create mode 100644 llvm/test/CodeGen/BPF/CORE/intrinsic-union.ll create mode 100644 llvm/test/CodeGen/PowerPC/block-placement.mir create mode 100644 llvm/test/CodeGen/PowerPC/fp128-libcalls.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-shifts.ll create mode 100644 llvm/test/MC/AMDGPU/sopp-gfx10.s create mode 100644 llvm/test/Transforms/LoopUnroll/peel-loop-pgo-deopt-idom.ll create mode 100644 llvm/test/Transforms/LoopUnroll/peel-loop-pgo-deopt.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/extractvalue-no-scal [...] create mode 100644 llvm/test/Transforms/LoopVectorize/vector-intrinsic-call-cost.ll