This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from e735adba9b2 AMDGPU/GlobalISel: Test cleanups new f2ca2facab5 AMDGPU/GlobalISel: RegBankSelect some simple operations new 745a18ce26d Fix missing C++ mode comment in header

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: .../GlobalISel/LegalizationArtifactCombiner.h | 2 +- lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 18 +++++++++++++ lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 13 +++++++-- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-bswap.mir | 31 ++++++++++++++++++++++ .../GlobalISel/regbankselect-ctlz-zero-undef.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-ctlz.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-ctpop.mir | 31 ++++++++++++++++++++++ .../GlobalISel/regbankselect-cttz-zero-undef.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-cttz.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-ptrtoint.mir | 31 ++++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-sext.mir | 31 ++++++++++++++++++++++ 12 files changed, 309 insertions(+), 3 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-anyext.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-bswap.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-ctlz-zero-undef.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-ctlz.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-ctpop.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-cttz-zero-undef.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-cttz.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-ptrtoint.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-sext.mir