This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 6f93f61542c Remove readnone from invariant.group.barrier new bb9002fbb26 [AMDGPU] Generate range metadata for workitem id

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPU.h | 2 +- lib/Target/AMDGPU/AMDGPULowerIntrinsics.cpp | 47 ++++++++++-- lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 24 +++---- lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 60 ++++++++++++++++ lib/Target/AMDGPU/AMDGPUSubtarget.h | 3 + lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 6 +- test/CodeGen/AMDGPU/add.i16.ll | 2 +- test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 20 +++--- test/CodeGen/AMDGPU/bfe-patterns.ll | 4 +- test/CodeGen/AMDGPU/ds_read2_superreg.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.atomic.dec.ll | 16 ++--- test/CodeGen/AMDGPU/llvm.amdgcn.atomic.inc.ll | 16 ++--- test/CodeGen/AMDGPU/local-memory.amdgcn.ll | 6 +- .../AMDGPU/lower-range-metadata-intrinsic-call.ll | 8 +-- test/CodeGen/AMDGPU/private-memory-r600.ll | 9 +-- test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll | 6 +- test/CodeGen/AMDGPU/shift-and-i64-ubfe.ll | 16 +++-- test/CodeGen/AMDGPU/shl.ll | 4 +- test/CodeGen/AMDGPU/sub.i16.ll | 2 +- test/CodeGen/AMDGPU/zext-lid.ll | 83 ++++++++++++++++++++++ 20 files changed, 259 insertions(+), 79 deletions(-) create mode 100644 test/CodeGen/AMDGPU/zext-lid.ll