This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-defconfig in repository toolchain/ci/llvm-project.

from e6125fc0ec3 [AMDGPU] Fix assertion due to initializer list adds fc205f1d118 AMDGPU: Don't re-get the subtarget adds bba8fd71324 AMDGPU: Add baseline tests for flat offset splitting adds 1aad3835f86 AMDGPU: Fix missing OPERAND_IMMEDIATE adds 7cd57dcd5b7 AMDGPU: Split flat offsets that don't fit in DAG adds e5be543a559 AMDGPU: Increase vcc liveness scan threshold adds 926dae33ba6 [ConstantRange] Optimize nowrap region test, remove redunda [...] adds 4b6223263a3 [ConstantRange] makeGuaranteedNoWrapRegion(): `shl` support adds 49483a3bc22 [InstCombine] Shift amount reassociation in shifty sign bit [...] adds c08666abafb [InstCombine] Add tests for uadd/sub.sat(a, b) == 0; NFC adds 5fa36e42c43 Fix buildbot error in SIRegisterInfo.cpp. adds b1b7a2f7b63 [InstCombine] Fold uadd.sat(a, b) == 0 and usub.sat(a, b) == 0 adds 92c96c7bc0b Reverted r375254 as it has broken some build bots for a long time. adds b01c077a185 gn build: Merge r375375 adds f7aec25d4fb [NFC][InstCombine] conditional sign-extend of high-bit-extr [...] adds 7015a5c54b5 [InstCombine] conditional sign-extend of high-bit-extract: [...] adds 8cbcd2f484a [IndVars] Eliminate loop exits with equivalent exit counts adds e884843d783 [IndVars] Add a todo to reflect a further oppurtunity ident [...] adds e78414622dd [X86] Check Subtarget.hasSSE3() before calling shouldUseHor [...] adds 3839b57f730 [Attributor] Teach AANoCapture to use information in-flight [...] adds 9d5ad5e45fe [Attributor][FIX] Silence sign-compare warning adds ee881197b00 [BPF] fix indirect call assembly code adds 5e5af533ab1 [IR] Fix mayReadFromMemory() for writeonly calls adds 908b780952d [LLD] Move duplicated dwarf parsing code to the Common libr [...] adds 65b1c497d2a [LLD] [COFF] Use the local dwarf code instead of Symbolizer [...] adds a59444a3560 [LLDB] [Windows] Initial support for ARM register contexts adds 01e177ede56 gn build: Merge r375390 adds a861c9aef92 [InstCombine] Allow values with multiple users in SimplifyD [...] adds 29277162773 [CVP] Deduce no-wrap on `mul` adds 9948fac6c1f [NFC][InstCombine] Fixup comments adds 3cc4835c002 Use Align for TFL::TransientStackAlignment adds 150a9ad3ffc [LLD] [COFF] Fix use of uninitialized memory since SVN r375390 adds 5ba66fa53ba [ARM] Add and adjust saturation tests for upcoming qadd cha [...] adds fba831e791b [ARM] Lower sadd_sat to qadd8 and qadd16 adds d6e6aa8a42a [MemCpyOpt] Fixing Incorrect Code Motion while Handling Agg [...] adds 4ec0b084389 [obj2yaml] - Stop triggering UB when dumping corrupted strings. adds 6fc28919160 [obj2yaml] - Fix a comment. NFC. adds a48633b5bbb Fix llvm signal tests build. adds bac5f6bd21d [Alignment][NFC] TargetCallingConv::setOrigAlign and Target [...] adds 2bf01dcbaa6 [llvm/Object] - Make ELFObjectFile::getRelocatedSection ret [...] adds 9010f6ad2fc Simplify usage of setFPAttrs. adds 5df90cd71c3 [Alignment][NFC] TargetCallingConv::setByValAlign adds d7b77f2203d [ARM] Add qadd lowering from a sadd_sat adds fe263c4f0f8 [docs][llvm-ar] Update llvm-ar command guide new c7a76d6bf01 [Alignment][NFC] Add a helper function to DataLayout new 0765a4c2889 [ARM] Extra qdadd patterns new 9129a281cd5 [lldb] drop .symtab removal in minidebuginfo tests new 5e1e83ee23f [Alignment][NFC] Instructions::getLoadStoreAlignment new 3edb4165465 [Types] Define a getWithNewBitWidth for Types and make use of it new 609dfcbda9c Pre-commit test cases for D64713. new 301b4128acb [Alignment][NFC] Finish transition for `Loads` new d499d1cedfe [NFC] Cleanup with variable name IsPPC64 & IsDarwin new 22755e4ea8f Fix Polly new 7a79e10a82e [lldb] Add test for executing static initializers in expres [...]

The 10 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lld/COFF/CMakeLists.txt | 1 - lld/COFF/Config.h | 8 - lld/COFF/InputFiles.cpp | 78 +- lld/COFF/InputFiles.h | 16 +- lld/COFF/SymbolTable.cpp | 10 +- lld/Common/CMakeLists.txt | 2 + lld/Common/DWARF.cpp | 103 ++ lld/ELF/InputFiles.cpp | 77 +- lld/ELF/InputFiles.h | 12 +- lld/include/lld/Common/DWARF.h | 47 + .../expression/static-initializers}/Makefile | 0 .../static-initializers/TestStaticInitializers.py | 31 + .../expression/static-initializers/main.cpp | 11 + .../Plugins/Process/Windows/Common/CMakeLists.txt | 3 +- .../Common/NativeRegisterContextWindows_arm.cpp | 644 +++++++++ .../Common/NativeRegisterContextWindows_arm.h | 80 ++ .../Process/Windows/Common/TargetThreadWindows.cpp | 10 +- .../Common/arm/RegisterContextWindows_arm.cpp | 432 ++++++ .../Common/arm/RegisterContextWindows_arm.h | 47 + .../ObjectFile/ELF/minidebuginfo-corrupt-xz.yaml | 5 - .../ObjectFile/ELF/minidebuginfo-find-symbols.yaml | 5 - .../ObjectFile/ELF/minidebuginfo-no-lzma.yaml | 5 - lldb/test/Shell/Register/Inputs/arm-fp-read.cpp | 19 + lldb/test/Shell/Register/Inputs/arm-gp-read.cpp | 44 + lldb/test/Shell/Register/arm-fp-read.test | 21 + lldb/test/Shell/Register/arm-gp-read.test | 19 + llvm/docs/CommandGuide/llvm-ar.rst | 431 +++--- llvm/include/llvm/Analysis/Loads.h | 9 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 21 +- .../llvm/CodeGen/MachineBlockFrequencyInfo.h | 3 - llvm/include/llvm/CodeGen/MachineDominators.h | 5 - llvm/include/llvm/CodeGen/MachineLoopInfo.h | 6 - llvm/include/llvm/CodeGen/MachineSizeOpts.h | 37 - llvm/include/llvm/CodeGen/TargetCallingConv.h | 12 +- llvm/include/llvm/CodeGen/TargetFrameLowering.h | 6 +- llvm/include/llvm/CodeGen/TargetLowering.h | 6 +- llvm/include/llvm/IR/DataLayout.h | 7 + llvm/include/llvm/IR/DerivedTypes.h | 14 + llvm/include/llvm/IR/IRBuilder.h | 17 +- llvm/include/llvm/IR/Instructions.h | 6 +- llvm/include/llvm/IR/Type.h | 5 + llvm/include/llvm/Object/ELFObjectFile.h | 13 +- llvm/include/llvm/Object/ObjectFile.h | 6 +- llvm/include/llvm/Support/YAMLTraits.h | 3 +- llvm/include/llvm/Transforms/Utils/SizeOpts.h | 55 +- llvm/lib/Analysis/Loads.cpp | 89 +- llvm/lib/Analysis/MemDerefPrinter.cpp | 4 +- llvm/lib/Analysis/ScalarEvolution.cpp | 2 +- llvm/lib/Analysis/ValueTracking.cpp | 6 +- llvm/lib/CodeGen/CMakeLists.txt | 1 - llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 8 +- llvm/lib/CodeGen/MachineBlockFrequencyInfo.cpp | 7 - llvm/lib/CodeGen/MachineDominators.cpp | 6 +- llvm/lib/CodeGen/MachineLoopInfo.cpp | 8 +- llvm/lib/CodeGen/MachineOperand.cpp | 3 +- llvm/lib/CodeGen/MachineSizeOpts.cpp | 120 -- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 5 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 14 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 11 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp | 13 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 14 +- llvm/lib/IR/ConstantRange.cpp | 21 + llvm/lib/IR/Instruction.cpp | 2 +- llvm/lib/Object/ObjectFile.cpp | 3 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUFrameLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUFrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 83 +- llvm/lib/Target/AMDGPU/R600FrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 6 +- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 2 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 14 + llvm/lib/Target/AMDGPU/SIInstrInfo.h | 2 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 25 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 37 +- llvm/lib/Target/ARM/ARMCallLowering.cpp | 6 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 6 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 79 +- llvm/lib/Target/ARM/ARMISelLowering.h | 10 +- llvm/lib/Target/ARM/ARMInstrInfo.td | 22 + llvm/lib/Target/ARM/ARMInstrThumb2.td | 17 + llvm/lib/Target/ARM/ARMSubtarget.h | 6 + llvm/lib/Target/BPF/BPFInstrInfo.td | 2 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.h | 2 +- llvm/lib/Target/MSP430/MSP430FrameLowering.h | 2 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 2 +- llvm/lib/Target/Mips/MipsFrameLowering.h | 4 +- llvm/lib/Target/Mips/MipsISelLowering.h | 9 +- llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 38 +- llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp | 2 +- .../Target/WebAssembly/WebAssemblyFrameLowering.h | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- llvm/lib/Transforms/IPO/Attributor.cpp | 71 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 39 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 4 + .../Transforms/InstCombine/InstCombineCalls.cpp | 6 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 51 +- .../Transforms/InstCombine/InstCombineInternal.h | 9 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 16 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 53 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 38 +- .../InstCombine/InstCombineVectorOps.cpp | 101 +- .../Scalar/CorrelatedValuePropagation.cpp | 1 + llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 39 +- llvm/lib/Transforms/Scalar/LICM.cpp | 3 +- llvm/lib/Transforms/Scalar/MemCpyOptimizer.cpp | 8 +- llvm/lib/Transforms/Scalar/SROA.cpp | 12 +- .../Transforms/Scalar/TailRecursionElimination.cpp | 2 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 3 +- llvm/lib/Transforms/Utils/SizeOpts.cpp | 68 +- .../Vectorize/LoopVectorizationLegality.cpp | 8 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 80 +- llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 5 +- llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 6 +- llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 3 +- .../ds-negative-offset-addressing-mode-loop.ll | 6 +- llvm/test/CodeGen/AMDGPU/fence-barrier.ll | 3 +- llvm/test/CodeGen/AMDGPU/flat-address-space.ll | 27 +- llvm/test/CodeGen/AMDGPU/global-saddr.ll | 2 +- llvm/test/CodeGen/AMDGPU/global_atomics.ll | 9 +- llvm/test/CodeGen/AMDGPU/global_atomics_i64.ll | 4 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.init.ll | 2 +- llvm/test/CodeGen/AMDGPU/offset-split-flat.ll | 1470 ++++++++++++++++++++ llvm/test/CodeGen/AMDGPU/offset-split-global.ll | 1408 +++++++++++++++++++ .../CodeGen/AMDGPU/promote-constOffset-to-imm.ll | 71 +- llvm/test/CodeGen/AMDGPU/store-hi16.ll | 32 +- llvm/test/CodeGen/ARM/qdadd.ll | 186 +++ llvm/test/CodeGen/ARM/sadd_sat.ll | 297 ++-- llvm/test/CodeGen/ARM/sadd_sat_plus.ll | 129 +- llvm/test/CodeGen/ARM/ssub_sat.ll | 490 ++++--- llvm/test/CodeGen/ARM/ssub_sat_plus.ll | 185 +-- llvm/test/CodeGen/BPF/callx.ll | 20 + llvm/test/CodeGen/X86/scalar-int-to-fp.ll | 104 ++ .../Transforms/CorrelatedValuePropagation/mul.ll | 8 +- llvm/test/Transforms/EarlyCSE/writeonly.ll | 15 + .../test/Transforms/FunctionAttrs/arg_nocapture.ll | 18 +- llvm/test/Transforms/FunctionAttrs/arg_returned.ll | 2 +- llvm/test/Transforms/FunctionAttrs/nocapture.ll | 29 + llvm/test/Transforms/FunctionAttrs/nonnull.ll | 2 +- .../read_write_returned_arguments_scc.ll | 2 +- .../Transforms/IndVarSimplify/eliminate-exit.ll | 34 + .../Transforms/IndVarSimplify/loop-predication.ll | 9 +- llvm/test/Transforms/IndVarSimplify/pr38674.ll | 5 +- .../AMDGPU/amdgcn-demanded-vector-elts.ll | 75 +- ...riable-length-signext-after-high-bit-extract.ll | 99 ++ llvm/test/Transforms/InstCombine/fmul.ll | 50 + llvm/test/Transforms/InstCombine/mul.ll | 14 + .../Transforms/InstCombine/saturating-add-sub.ll | 42 + ...n-bit-test-via-right-shifting-all-other-bits.ll | 12 +- .../Transforms/MemCpyOpt/aggregate-type-crash.ll | 30 + llvm/test/tools/llvm-cxxdump/broken-reloc-sec.test | 20 + .../llvm-dwarfdump/elf-broken-reloc-target.yaml | 20 + .../llvm-objdump/X86/elf-disassemble-relocs.test | 25 +- llvm/test/tools/llvm-objdump/relocations-elf.test | 6 +- llvm/test/tools/llvm-readobj/stack-sizes.test | 23 + llvm/test/tools/obj2yaml/invalid-section-name.yaml | 31 + llvm/tools/llvm-cxxdump/llvm-cxxdump.cpp | 6 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 23 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 12 +- llvm/unittests/CodeGen/CMakeLists.txt | 1 - llvm/unittests/CodeGen/MachineSizeOptsTest.cpp | 234 ---- llvm/unittests/IR/ConstantRangeTest.cpp | 204 ++- llvm/unittests/IR/DataLayoutTest.cpp | 12 + llvm/unittests/Support/SignalsTest.cpp | 1 + llvm/unittests/Transforms/Utils/CMakeLists.txt | 1 - llvm/unittests/Transforms/Utils/SizeOptsTest.cpp | 129 -- llvm/utils/gn/secondary/lld/Common/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/CodeGen/BUILD.gn | 1 - .../gn/secondary/llvm/unittests/CodeGen/BUILD.gn | 1 - .../llvm/unittests/Transforms/Utils/BUILD.gn | 1 - llvm/utils/lit/lit/llvm/config.py | 2 + polly/lib/Analysis/ScopBuilder.cpp | 8 +- polly/lib/Analysis/ScopDetection.cpp | 4 +- 175 files changed, 7302 insertions(+), 2102 deletions(-) create mode 100644 lld/Common/DWARF.cpp create mode 100644 lld/include/lld/Common/DWARF.h copy lldb/packages/Python/lldbsuite/test/{api/check_public_api_headers => commands [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/static- [...] create mode 100644 lldb/packages/Python/lldbsuite/test/commands/expression/static- [...] create mode 100644 lldb/source/Plugins/Process/Windows/Common/NativeRegisterContex [...] create mode 100644 lldb/source/Plugins/Process/Windows/Common/NativeRegisterContex [...] create mode 100644 lldb/source/Plugins/Process/Windows/Common/arm/RegisterContextW [...] create mode 100644 lldb/source/Plugins/Process/Windows/Common/arm/RegisterContextW [...] create mode 100644 lldb/test/Shell/Register/Inputs/arm-fp-read.cpp create mode 100644 lldb/test/Shell/Register/Inputs/arm-gp-read.cpp create mode 100644 lldb/test/Shell/Register/arm-fp-read.test create mode 100644 lldb/test/Shell/Register/arm-gp-read.test delete mode 100644 llvm/include/llvm/CodeGen/MachineSizeOpts.h delete mode 100644 llvm/lib/CodeGen/MachineSizeOpts.cpp create mode 100644 llvm/test/CodeGen/AMDGPU/offset-split-flat.ll create mode 100644 llvm/test/CodeGen/AMDGPU/offset-split-global.ll create mode 100644 llvm/test/CodeGen/ARM/qdadd.ll create mode 100644 llvm/test/CodeGen/BPF/callx.ll create mode 100644 llvm/test/Transforms/EarlyCSE/writeonly.ll create mode 100644 llvm/test/Transforms/MemCpyOpt/aggregate-type-crash.ll create mode 100644 llvm/test/tools/llvm-cxxdump/broken-reloc-sec.test create mode 100644 llvm/test/tools/llvm-dwarfdump/elf-broken-reloc-target.yaml create mode 100644 llvm/test/tools/obj2yaml/invalid-section-name.yaml delete mode 100644 llvm/unittests/CodeGen/MachineSizeOptsTest.cpp delete mode 100644 llvm/unittests/Transforms/Utils/SizeOptsTest.cpp