This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project.

from 351c216f36a [RISCV] Define vector mask-register logical intrinsics. adds d6ff5cf995d [Target] Use llvm::any_of (NFC) adds da4a637e991 [RISCV] Define vpopc/vfirst intrinsics. adds e0721a09922 [AArch64][GlobalISel] Notify observer of mutated instructio [...] adds 438bc157a47 [libObject] - Add more ELF types to LLVM_ELF_IMPORT_TYPES_E [...] adds 177779e8dd9 [llvm-readelf/obj] - Improve the warning reported when unab [...] adds 893c84d71c4 [obj2yaml] - Dump the content of a broken hash table properly. adds a2ca6bbda61 [Flang][OpenMP] Add semantic check for OpenMP Private, Firs [...] adds 621ad468d99 [mlir] Async: lowering async.value to LLVM adds 61422c8b661 [mlir] Async: add support for lowering async value operands [...] adds b96a6ea0a94 [BasicAA] Make sure context instruction is symmetric adds a3614a31c46 [BasicAA] Pass context instruction to isKnownNonZero() adds b0e6007c825 [InstCombine] Add additional tests for known non zero (NFC) adds 35676a4f9a5 [InstCombine] Generalize icmp handling in isKnownNonZero() adds ea399912514 [llvm-nm, llvm-objdump] Use llvm::is_contained (NFC) adds c795dd19265 [BasicAA] Pass AC/DT to isKnownNonEqual() adds 46bea9b2971 [Local] Remove unused function RemovePredecessorAndSimplify (NFC) adds e334c52addc [llvm-objcopy] Use llvm::erase_if (NFC)

No new revisions were added by this update.

Summary of changes: flang/lib/Semantics/resolve-directives.cpp | 41 +- flang/test/Semantics/omp-private03.f90 | 39 ++ llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 3 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 22 + llvm/include/llvm/Object/ELF.h | 26 - llvm/include/llvm/Object/ELFObjectFile.h | 9 - llvm/include/llvm/Object/ELFTypes.h | 30 +- llvm/include/llvm/Transforms/Utils/Local.h | 14 - llvm/lib/Analysis/BasicAliasAnalysis.cpp | 13 +- llvm/lib/Analysis/ValueTracking.cpp | 77 ++- .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 7 - llvm/lib/ObjectYAML/ELFEmitter.cpp | 16 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 6 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 2 + .../Target/AMDGPU/AMDGPURewriteOutArguments.cpp | 7 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 5 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 108 +++- llvm/lib/Transforms/Utils/Local.cpp | 28 - .../test/Analysis/BasicAA/assume-index-positive.ll | 16 + llvm/test/Analysis/BasicAA/sequential-gep.ll | 22 + llvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll | 239 +++++++++ llvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll | 239 +++++++++ llvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll | 239 +++++++++ llvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll | 239 +++++++++ llvm/test/Transforms/Attributor/nonnull.ll | 50 +- llvm/test/Transforms/InstCombine/known-non-zero.ll | 100 +++- llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 10 +- llvm/test/tools/obj2yaml/ELF/hash-section.yaml | 21 + llvm/tools/llvm-lipo/llvm-lipo.cpp | 5 +- llvm/tools/llvm-nm/llvm-nm.cpp | 7 +- llvm/tools/llvm-objcopy/COFF/Object.cpp | 19 +- llvm/tools/llvm-objcopy/MachO/Object.cpp | 4 +- llvm/tools/llvm-objcopy/wasm/Object.cpp | 4 +- llvm/tools/llvm-objdump/MachODump.cpp | 4 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 66 +-- llvm/tools/obj2yaml/elf2yaml.cpp | 22 +- mlir/include/mlir/ExecutionEngine/AsyncRuntime.h | 30 ++ mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 576 +++++++++++++++------ mlir/lib/Conversion/AsyncToLLVM/CMakeLists.txt | 2 + mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 69 ++- .../Conversion/AsyncToLLVM/convert-to-llvm.mlir | 92 ++++ mlir/test/mlir-cpu-runner/async-value.mlir | 81 +++ 43 files changed, 2163 insertions(+), 448 deletions(-) create mode 100644 flang/test/Semantics/omp-private03.f90 create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll create mode 100644 mlir/test/mlir-cpu-runner/async-value.mlir