This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from f1b0fdfb702 [PM] port Rewrite Statepoints For GC to the new pass manager. new ff43d393382 [RISCV] Enable emission of alias instructions by default

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/RISCV/InstPrinter/RISCVInstPrinter.cpp | 4 +- test/CodeGen/RISCV/addc-adde-sube-subc.ll | 6 +- test/CodeGen/RISCV/alloca.ll | 16 +-- test/CodeGen/RISCV/alu32.ll | 38 +++--- test/CodeGen/RISCV/bare-select.ll | 8 +- test/CodeGen/RISCV/blockaddress.ll | 4 +- test/CodeGen/RISCV/branch.ll | 26 ++--- test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll | 136 +++++++++++----------- test/CodeGen/RISCV/byval.ll | 6 +- test/CodeGen/RISCV/calling-conv-sext-zext.ll | 90 +++++++------- test/CodeGen/RISCV/calling-conv.ll | 114 +++++++++--------- test/CodeGen/RISCV/calls.ll | 74 ++++++------ test/CodeGen/RISCV/div.ll | 40 +++---- test/CodeGen/RISCV/fp128.ll | 12 +- test/CodeGen/RISCV/frame.ll | 6 +- test/CodeGen/RISCV/i32-icmp.ll | 24 ++-- test/CodeGen/RISCV/imm.ll | 12 +- test/CodeGen/RISCV/indirectbr.ll | 10 +- test/CodeGen/RISCV/jumptable.ll | 18 +-- test/CodeGen/RISCV/mem.ll | 28 ++--- test/CodeGen/RISCV/mul.ll | 26 ++--- test/CodeGen/RISCV/rem.ll | 8 +- test/CodeGen/RISCV/rotl-rotr.ll | 4 +- test/CodeGen/RISCV/select-cc.ll | 22 ++-- test/CodeGen/RISCV/sext-zext-trunc.ll | 78 ++++++------- test/CodeGen/RISCV/shifts.ll | 12 +- test/CodeGen/RISCV/wide-mem.ll | 6 +- test/MC/RISCV/fixups.s | 5 +- test/MC/RISCV/priv-valid.s | 10 +- test/MC/RISCV/relocations.s | 2 +- test/MC/RISCV/rv32a-valid.s | 10 +- test/MC/RISCV/rv32c-only-valid.s | 4 +- test/MC/RISCV/rv32c-valid.s | 10 +- test/MC/RISCV/rv32d-valid.s | 56 ++++----- test/MC/RISCV/rv32dc-valid.s | 5 +- test/MC/RISCV/rv32f-valid.s | 62 +++++----- test/MC/RISCV/rv32fc-valid.s | 5 +- test/MC/RISCV/rv32i-aliases-invalid.s | 2 +- test/MC/RISCV/rv32i-aliases-valid.s | 6 +- test/MC/RISCV/rv32i-valid.s | 10 +- test/MC/RISCV/rv32m-valid.s | 10 +- test/MC/RISCV/rv64a-valid.s | 5 +- test/MC/RISCV/rv64c-valid.s | 5 +- test/MC/RISCV/rv64d-aliases-valid.s | 27 +++++ test/MC/RISCV/rv64d-valid.s | 21 ++-- test/MC/RISCV/rv64f-aliases-valid.s | 27 +++++ test/MC/RISCV/rv64f-valid.s | 21 ++-- test/MC/RISCV/rv64i-aliases-invalid.s | 2 +- test/MC/RISCV/rv64i-aliases-valid.s | 6 +- test/MC/RISCV/rv64i-valid.s | 5 +- test/MC/RISCV/rv64m-valid.s | 5 +- test/MC/RISCV/rvd-aliases-valid.s | 53 ++++++++- test/MC/RISCV/rvf-aliases-valid.s | 56 ++++++++- test/MC/RISCV/rvi-aliases-valid.s | 8 +- 54 files changed, 717 insertions(+), 549 deletions(-) create mode 100644 test/MC/RISCV/rv64d-aliases-valid.s create mode 100644 test/MC/RISCV/rv64f-aliases-valid.s