This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3 in repository toolchain/ci/base-artifacts.
from 8bf7eef3ad onsuccess: #51: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...] new c15bac4abe onsuccess: #53: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: 01-reset_artifacts/console.log.xz | Bin 2392 -> 2100 bytes 02-prepare_abe/console.log.xz | Bin 2676 -> 2656 bytes 03-build_abe-binutils/console.log.xz | Bin 28168 -> 28064 bytes 03-build_abe-binutils/make-binutils.log.xz | Bin 17820 -> 18048 bytes 04-build_abe-stage1/console.log.xz | Bin 91512 -> 92624 bytes 04-build_abe-stage1/make-gcc-stage1.log.xz | Bin 70464 -> 71720 bytes 05-clean_sysroot/console.log.xz | Bin 368 -> 368 bytes 06-build_abe-linux/console.log.xz | Bin 7844 -> 7800 bytes 07-build_abe-glibc/console.log.xz | Bin 236864 -> 235556 bytes 07-build_abe-glibc/make-glibc.log.xz | Bin 186320 -> 186036 bytes 08-build_abe-stage2/console.log.xz | Bin 216652 -> 213924 bytes 08-build_abe-stage2/make-gcc-stage2.log.xz | Bin 180704 -> 180004 bytes 09-benchmark/benchmark-build.log | 158 +- 09-benchmark/benchmark.log | 156 +- 09-benchmark/console.log.xz | Bin 4088 -> 6440 bytes 10-check_regression/bmk-specific-variability.csv | 151 +- 10-check_regression/console.log.xz | Bin 2352 -> 3304 bytes annex/bmk-data/csv_results/md5sum.csv | 1 + annex/bmk-data/csv_results/perf.csv | 1 + annex/bmk-data/csv_results/results.csv | 1 + annex/bmk-data/csv_results/size.csv | 1 + annex/bmk-data/csv_results/sve.csv | 1 + annex/bmk-data/csv_results/vect.csv | 1 + .../CPU2017.parallel.fprate.train.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.16 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.18 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.2 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.20 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.21 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.4 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.7 | 1 + .../CPU2017.parallel.fprate.train.cfg.run.8 | 1 + .../CPU2017.parallel.fprate.train.csv.run.10 | 1 + .../CPU2017.parallel.fprate.train.csv.run.14 | 1 + .../CPU2017.parallel.fprate.train.csv.run.16 | 1 + .../CPU2017.parallel.fprate.train.csv.run.18 | 1 + .../CPU2017.parallel.fprate.train.csv.run.2 | 1 + .../CPU2017.parallel.fprate.train.csv.run.20 | 1 + .../CPU2017.parallel.fprate.train.csv.run.21 | 1 + .../CPU2017.parallel.fprate.train.csv.run.4 | 1 + .../CPU2017.parallel.fprate.train.csv.run.5 | 1 + .../CPU2017.parallel.fprate.train.csv.run.7 | 1 + .../CPU2017.parallel.fprate.train.csv.run.8 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.10 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.14 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.16 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.18 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.2 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.20 | 1 + ...CPU2017.parallel.fprate.train.flags.html.run.21 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.4 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.7 | 1 + .../CPU2017.parallel.fprate.train.flags.html.run.8 | 1 + .../CPU2017.parallel.fprate.train.html.run.10 | 1 + .../CPU2017.parallel.fprate.train.html.run.14 | 1 + .../CPU2017.parallel.fprate.train.html.run.16 | 1 + .../CPU2017.parallel.fprate.train.html.run.18 | 1 + .../CPU2017.parallel.fprate.train.html.run.2 | 1 + .../CPU2017.parallel.fprate.train.html.run.20 | 1 + .../CPU2017.parallel.fprate.train.html.run.21 | 1 + .../CPU2017.parallel.fprate.train.html.run.4 | 1 + .../CPU2017.parallel.fprate.train.html.run.5 | 1 + .../CPU2017.parallel.fprate.train.html.run.7 | 1 + .../CPU2017.parallel.fprate.train.html.run.8 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.10 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.14 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.16 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.18 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.2 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.20 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.21 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.4 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.5 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.7 | 1 + .../CPU2017.parallel.fprate.train.orig.cfg.run.8 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.10 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.14 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.16 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.18 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.2 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.20 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.21 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.4 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.5 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.7 | 1 + .../CPU2017.parallel.fprate.train.pdf.run.8 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.10 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.14 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.16 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.18 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.2 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.20 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.21 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.4 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.5 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.7 | 1 + .../CPU2017.parallel.fprate.train.rsf.run.8 | 1 + .../CPU2017.parallel.fprate.train.txt.run.10 | 1 + .../CPU2017.parallel.fprate.train.txt.run.14 | 1 + .../CPU2017.parallel.fprate.train.txt.run.16 | 1 + .../CPU2017.parallel.fprate.train.txt.run.18 | 1 + .../CPU2017.parallel.fprate.train.txt.run.2 | 1 + .../CPU2017.parallel.fprate.train.txt.run.20 | 1 + .../CPU2017.parallel.fprate.train.txt.run.21 | 1 + .../CPU2017.parallel.fprate.train.txt.run.4 | 1 + .../CPU2017.parallel.fprate.train.txt.run.5 | 1 + .../CPU2017.parallel.fprate.train.txt.run.7 | 1 + .../CPU2017.parallel.fprate.train.txt.run.8 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.12 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.17 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.19 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.22 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.3 | 1 + .../CPU2017.parallel.intrate.train.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.csv.run.0 | 1 + .../CPU2017.parallel.intrate.train.csv.run.1 | 1 + .../CPU2017.parallel.intrate.train.csv.run.12 | 1 + .../CPU2017.parallel.intrate.train.csv.run.15 | 1 + .../CPU2017.parallel.intrate.train.csv.run.17 | 1 + .../CPU2017.parallel.intrate.train.csv.run.19 | 1 + .../CPU2017.parallel.intrate.train.csv.run.22 | 1 + .../CPU2017.parallel.intrate.train.csv.run.3 | 1 + .../CPU2017.parallel.intrate.train.csv.run.9 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.0 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.1 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.12 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.15 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.17 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.19 | 1 + ...PU2017.parallel.intrate.train.flags.html.run.22 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.3 | 1 + ...CPU2017.parallel.intrate.train.flags.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.html.run.0 | 1 + .../CPU2017.parallel.intrate.train.html.run.1 | 1 + .../CPU2017.parallel.intrate.train.html.run.12 | 1 + .../CPU2017.parallel.intrate.train.html.run.15 | 1 + .../CPU2017.parallel.intrate.train.html.run.17 | 1 + .../CPU2017.parallel.intrate.train.html.run.19 | 1 + .../CPU2017.parallel.intrate.train.html.run.22 | 1 + .../CPU2017.parallel.intrate.train.html.run.3 | 1 + .../CPU2017.parallel.intrate.train.html.run.9 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.0 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.1 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.12 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.15 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.17 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.19 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.22 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.3 | 1 + .../CPU2017.parallel.intrate.train.orig.cfg.run.9 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.0 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.1 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.12 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.15 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.17 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.19 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.22 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.3 | 1 + .../CPU2017.parallel.intrate.train.pdf.run.9 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.0 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.1 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.12 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.15 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.17 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.19 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.22 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.3 | 1 + .../CPU2017.parallel.intrate.train.rsf.run.9 | 1 + .../CPU2017.parallel.intrate.train.txt.run.0 | 1 + .../CPU2017.parallel.intrate.train.txt.run.1 | 1 + .../CPU2017.parallel.intrate.train.txt.run.12 | 1 + .../CPU2017.parallel.intrate.train.txt.run.15 | 1 + .../CPU2017.parallel.intrate.train.txt.run.17 | 1 + .../CPU2017.parallel.intrate.train.txt.run.19 | 1 + .../CPU2017.parallel.intrate.train.txt.run.22 | 1 + .../CPU2017.parallel.intrate.train.txt.run.3 | 1 + .../CPU2017.parallel.intrate.train.txt.run.9 | 1 + .../CPU2017.parallel.log.build.0 | 1 + .../CPU2017.parallel.log.build.1 | 1 + .../CPU2017.parallel.log.build.10 | 1 + .../CPU2017.parallel.log.build.11 | 1 + .../CPU2017.parallel.log.build.12 | 1 + .../CPU2017.parallel.log.build.13 | 1 + .../CPU2017.parallel.log.build.14 | 1 + .../CPU2017.parallel.log.build.15 | 1 + .../CPU2017.parallel.log.build.16 | 1 + .../CPU2017.parallel.log.build.17 | 1 + .../CPU2017.parallel.log.build.18 | 1 + .../CPU2017.parallel.log.build.19 | 1 + .../CPU2017.parallel.log.build.2 | 1 + .../CPU2017.parallel.log.build.20 | 1 + .../CPU2017.parallel.log.build.21 | 1 + .../CPU2017.parallel.log.build.22 | 1 + .../CPU2017.parallel.log.build.3 | 1 + .../CPU2017.parallel.log.build.4 | 1 + .../CPU2017.parallel.log.build.5 | 1 + .../CPU2017.parallel.log.build.6 | 1 + .../CPU2017.parallel.log.build.7 | 1 + .../CPU2017.parallel.log.build.8 | 1 + .../CPU2017.parallel.log.build.9 | 1 + .../CPU2017.parallel.log.debug.build.11 | 1 + .../CPU2017.parallel.log.debug.build.13 | 1 + .../CPU2017.parallel.log.debug.build.6 | 1 + .../CPU2017.parallel.log.debug.run.1 | 1 + .../CPU2017.parallel.log.debug.run.11 | 1 + .../CPU2017.parallel.log.debug.run.13 | 1 + .../CPU2017.parallel.log.debug.run.6 | 1 + .../CPU2017.parallel.log.run.0 | 1 + .../CPU2017.parallel.log.run.1 | 1 + .../CPU2017.parallel.log.run.10 | 1 + .../CPU2017.parallel.log.run.11 | 1 + .../CPU2017.parallel.log.run.12 | 1 + .../CPU2017.parallel.log.run.13 | 1 + .../CPU2017.parallel.log.run.14 | 1 + .../CPU2017.parallel.log.run.15 | 1 + .../CPU2017.parallel.log.run.16 | 1 + .../CPU2017.parallel.log.run.17 | 1 + .../CPU2017.parallel.log.run.18 | 1 + .../CPU2017.parallel.log.run.19 | 1 + .../CPU2017.parallel.log.run.2 | 1 + .../CPU2017.parallel.log.run.20 | 1 + .../CPU2017.parallel.log.run.21 | 1 + .../CPU2017.parallel.log.run.22 | 1 + .../CPU2017.parallel.log.run.3 | 1 + .../CPU2017.parallel.log.run.4 | 1 + .../CPU2017.parallel.log.run.5 | 1 + .../CPU2017.parallel.log.run.6 | 1 + .../CPU2017.parallel.log.run.7 | 1 + .../CPU2017.parallel.log.run.8 | 1 + .../CPU2017.parallel.log.run.9 | 1 + .../failed.parallel.csv.run.1 | 1 + .../kallsyms | 149786 ++++++++ .../c90367cd6d86e22b5e44d387719ab7bbbbaadeb8/elf | Bin 0 -> 12161488 bytes .../probes | 0 .../c8e25c3c31ebe6a1318cff4475c3b1f7f0632a77/elf | Bin 0 -> 2864516 bytes .../probes | 0 .../d791606c592d5aa4f0b098ff382583b5efdf35f9/elf | Bin 0 -> 4764788 bytes .../probes | 0 .../34a7908605b3c6c99daf86077a1ca77706f2385c/elf | Bin 0 -> 1429720 bytes .../probes | 0 .../f4e5af9107c4502f599a49429f140c3bd76e4ec5/elf | Bin 18540499 -> 18929832 bytes .../probes | 0 .../9470a50059b15f6c0b8991dc2c70fce7c2b6d92b/elf | Bin 0 -> 2330824 bytes .../probes | 0 .../b109d2aab30e12cba1ba3b14184788e872840190/elf | Bin 0 -> 9885932 bytes .../probes | 0 .../9c9af256efebb9c7ef0b6bc7ec7db9a26cedc4ce/elf | Bin 22524072 -> 27819964 bytes .../probes | 0 .../7e960cf3e0c61730effd9b0be03206804823aa77/elf | Bin 0 -> 644116 bytes .../probes | 0 .../063e19f9af5d95a0c0cb36677929e89d4b097edc/elf | Bin 0 -> 18052716 bytes .../probes | 0 .../1448e3ea830f8b519f817f36fa995687ea161294/elf | Bin 0 -> 131012 bytes .../probes | 0 .../b8ef9ba29d428cc50277599c75c57c7ace916ebe/elf | Bin 0 -> 2121544 bytes .../probes | 0 .../eb426105c0ec9a786d1b6849ae2623ed2a303479/elf | Bin 0 -> 231820 bytes .../probes | 0 .../a76af8b7134b31737d662a37b7b74997aa1ada9a/elf | Bin 0 -> 230940 bytes .../probes | 0 .../5f928103accecd27d26f7d52ffbf287e712f0f3b/elf | Bin 0 -> 176244 bytes .../probes | 0 .../0e54abd62b8e5139e0a2bb73d3f83195dfc409a7/elf | Bin 0 -> 43040 bytes .../probes | 0 .../6a0335833863ceb5d14a99b1b27ff18dd46eeee5/elf | Bin 0 -> 439532 bytes .../probes | 0 .../b7db2049468035e5a73b52af9407790eb4101da0/elf | Bin 0 -> 1172452 bytes .../probes | 0 .../aa62d558391635a59f66dea176200b01896108f0/elf | Bin 0 -> 226060 bytes .../probes | 0 .../e202840a1f73e2b8ca84689e982789cb189f97e7/elf | Bin 0 -> 60044 bytes .../probes | 0 .../21bb19673d313b02a0c44a379f09f3df04e56e84/elf | Bin 0 -> 5566668 bytes .../probes | 0 .../cd21b0355e735779acd29275030c23df0662cf85/elf | Bin 0 -> 930500 bytes .../probes | 0 .../e6d6f2ee75aa5da0be2521a7bdeb2ebea8f14c41/elf | Bin 0 -> 1160768 bytes .../probes | 0 .../ebd7e588703426fd41de0f306765e515498fcec1/elf | Bin 0 -> 26504 bytes .../probes | 0 .../f5bb5968e4b1a97ed8fe5b53adbf2042f886f25e/elf | Bin 0 -> 2383016 bytes .../probes | 0 .../perf.parallel.data/500.perlbench_r.data | 1 + .../perf.parallel.data/502.gcc_r.data | 1 + .../perf.parallel.data/503.bwaves_r.data | 1 + .../perf.parallel.data/505.mcf_r.data | 1 + .../perf.parallel.data/507.cactuBSSN_r.data | 1 + .../perf.parallel.data/508.namd_r.data | 1 + .../perf.parallel.data/511.povray_r.data | 1 + .../perf.parallel.data/519.lbm_r.data | 1 + .../perf.parallel.data/520.omnetpp_r.data | 1 + .../perf.parallel.data/521.wrf_r.data | 1 + .../perf.parallel.data/525.x264_r.data | 1 + .../perf.parallel.data/527.cam4_r.data | 1 + .../perf.parallel.data/531.deepsjeng_r.data | 1 + .../perf.parallel.data/538.imagick_r.data | 1 + .../perf.parallel.data/541.leela_r.data | 1 + .../perf.parallel.data/544.nab_r.data | 1 + .../perf.parallel.data/548.exchange2_r.data | 1 + .../perf.parallel.data/549.fotonik3d_r.data | 1 + .../perf.parallel.data/554.roms_r.data | 1 + .../perf.parallel.data/557.xz_r.data | 1 + .../save.parallel.temps/500.perlbench_r.tar.xz | 1 + .../save.parallel.temps/502.gcc_r.tar.xz | 1 + .../save.parallel.temps/503.bwaves_r.tar.xz | 1 + .../save.parallel.temps/505.mcf_r.tar.xz | 1 + .../save.parallel.temps/507.cactuBSSN_r.tar.xz | 1 + .../save.parallel.temps/508.namd_r.tar.xz | 1 + .../save.parallel.temps/510.parest_r.tar.xz | 1 + .../save.parallel.temps/511.povray_r.tar.xz | 1 + .../save.parallel.temps/519.lbm_r.tar.xz | 1 + .../save.parallel.temps/520.omnetpp_r.tar.xz | 1 + .../save.parallel.temps/521.wrf_r.tar.xz | 1 + .../save.parallel.temps/523.xalancbmk_r.tar.xz | 1 + .../save.parallel.temps/525.x264_r.tar.xz | 1 + .../save.parallel.temps/526.blender_r.tar.xz | 1 + .../save.parallel.temps/527.cam4_r.tar.xz | 1 + .../save.parallel.temps/531.deepsjeng_r.tar.xz | 1 + .../save.parallel.temps/538.imagick_r.tar.xz | 1 + .../save.parallel.temps/541.leela_r.tar.xz | 1 + .../save.parallel.temps/544.nab_r.tar.xz | 1 + .../save.parallel.temps/548.exchange2_r.tar.xz | 1 + .../save.parallel.temps/549.fotonik3d_r.tar.xz | 1 + .../save.parallel.temps/554.roms_r.tar.xz | 1 + .../save.parallel.temps/557.xz_r.tar.xz | 1 + git/binutils_rev | 2 +- git/gcc_rev | 2 +- git/glibc_rev | 2 +- git/linux_rev | 2 +- jenkins/build-name | 2 +- jenkins/rewrite.log | 8 + jenkins/run-build.env | 15 + manifest.sh | 43 +- notify/check-regression-status.txt | 1 - results | 1 + results-vs-prev/compare-results-internal.csv | 140 +- results-vs-prev/csv-results-0/md5sum.csv | 1056 - results-vs-prev/csv-results-0/perf.csv | 1100 - results-vs-prev/csv-results-0/results.csv | 360465 ------------------ results-vs-prev/csv-results-0/sve.csv | 9944 - results-vs-prev/csv-results-0/vect.csv | 230 - results-vs-prev/csv-results-1/md5sum.csv | 1064 - results-vs-prev/csv-results-1/perf.csv | 1113 - results-vs-prev/csv-results-1/size.csv | 360360 ----------------- results-vs-prev/csv-results-1/sve.csv | 9944 - results-vs-prev/csv-results-1/vect.csv | 230 - results-vs-prev/csvs2table-results-brief.csv | 49 +- results-vs-prev/csvs2table-results-full.csv | 2998 +- results-vs-prev/csvs2table-results-internal.csv | 140 +- results-vs-prev/csvs2table-results.csv | 140 +- results-vs-prev/interesting-symbols.csv | 78 +- results-vs-prev/results-internal.csv | 140 +- results-vs-prev/tcwg-benchmark-results.log | 2744 +- results_id | 2 +- 360 files changed, 153738 insertions(+), 748791 deletions(-) create mode 120000 annex/bmk-data/csv_results/md5sum.csv create mode 120000 annex/bmk-data/csv_results/perf.csv create mode 120000 annex/bmk-data/csv_results/results.csv create mode 120000 annex/bmk-data/csv_results/size.csv create mode 120000 annex/bmk-data/csv_results/sve.csv create mode 120000 annex/bmk-data/csv_results/vect.csv create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.fprate.t [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.intrate. [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.16 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.17 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.18 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.19 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.20 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.21 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.22 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.build.9 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debug.run.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debu [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.debug.run.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.0 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.1 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.10 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.11 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.12 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.13 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.14 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.15 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.16 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.17 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.18 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.19 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.2 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.20 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.21 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.22 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.3 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.4 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.5 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.6 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.7 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.8 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/CPU2017.parallel.log.run.9 create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/failed.parallel.csv.run.1 create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] rename results-vs-prev/csv-results-0/size.csv => annex/bmk-data/tcwg-bmk-sq-02.tcw [...] mode change 100644 => 100755 create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] rename results-vs-prev/csv-results-1/results.csv => annex/bmk-data/tcwg-bmk-sq-02. [...] mode change 100644 => 100755 create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100755 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 100644 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/.debug [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/500.pe [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/502.gc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/503.bw [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/505.mc [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/507.ca [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/508.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/511.po [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/519.lb [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/520.om [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/521.wr [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/525.x2 [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/527.ca [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/531.de [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/538.im [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/541.le [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/544.na [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/548.ex [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/549.fo [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/554.ro [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/perf.parallel.data/557.xz_r.data create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/500.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/502.g [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/503.b [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/505.m [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/507.c [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/508.n [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/510.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/511.p [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/519.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/520.o [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/521.w [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/523.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/525.x [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/526.b [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/527.c [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/531.d [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/538.i [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/541.l [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/544.n [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/548.e [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/549.f [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/554.r [...] create mode 120000 annex/bmk-data/tcwg-bmk-sq-02.tcwglab/save.parallel.temps/557.x [...] create mode 100644 jenkins/rewrite.log create mode 100644 jenkins/run-build.env delete mode 100644 notify/check-regression-status.txt delete mode 100644 results-vs-prev/csv-results-0/md5sum.csv delete mode 100644 results-vs-prev/csv-results-0/perf.csv delete mode 100644 results-vs-prev/csv-results-0/results.csv delete mode 100644 results-vs-prev/csv-results-0/sve.csv delete mode 100644 results-vs-prev/csv-results-0/vect.csv delete mode 100644 results-vs-prev/csv-results-1/md5sum.csv delete mode 100644 results-vs-prev/csv-results-1/perf.csv delete mode 100644 results-vs-prev/csv-results-1/size.csv delete mode 100644 results-vs-prev/csv-results-1/sve.csv delete mode 100644 results-vs-prev/csv-results-1/vect.csv