This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch aarch64/sve-acle-branch in repository gcc.

from 2af9609a58c [SVE ACLE ] svab, svnot, svneg and svsqrt implementation new 99393024804 [SVE ACLE] Implements svdiv and svdivr

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/aarch64/aarch64-sve-builtins.c | 50 ++- gcc/config/aarch64/aarch64-sve-builtins.def | 2 + gcc/config/aarch64/aarch64-sve.md | 104 ++--- .../gcc.target/aarch64/sve-acle/asm/div_f16.c | 414 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_f32.c | 414 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_f64.c | 414 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_s32.c | 254 ++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_s64.c | 254 ++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_u32.c | 254 ++++++++++++ .../gcc.target/aarch64/sve-acle/asm/div_u64.c | 254 ++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_f16.c | 425 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_f32.c | 425 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_f64.c | 425 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_s32.c | 264 +++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_s64.c | 264 +++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_u32.c | 264 +++++++++++++ .../gcc.target/aarch64/sve-acle/asm/divr_u64.c | 264 +++++++++++++ 17 files changed, 4669 insertions(+), 76 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/div_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_f16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_f32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_f64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/divr_u64.c