This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 4a8c2b625b7 [FuzzMutate] Bailout from injecting into empty basic blocks [...] new e6b89910eb5 [CodeGen] Always use `printReg` to print registers in both [...]

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/CodeGen/AggressiveAntiDepBreaker.cpp | 49 +- lib/CodeGen/CriticalAntiDepBreaker.cpp | 8 +- lib/CodeGen/ExecutionDepsFix.cpp | 2 +- lib/CodeGen/MIRPrinter.cpp | 25 +- lib/CodeGen/MachineVerifier.cpp | 10 +- lib/CodeGen/RegAllocBasic.cpp | 4 +- lib/CodeGen/RegAllocFast.cpp | 2 +- lib/CodeGen/RegUsageInfoCollector.cpp | 2 +- lib/CodeGen/RegisterScavenging.cpp | 12 +- lib/CodeGen/RegisterUsageInfo.cpp | 2 +- lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp | 10 +- lib/CodeGen/StackMaps.cpp | 8 +- lib/CodeGen/TargetRegisterInfo.cpp | 7 +- lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp | 16 +- lib/Target/AArch64/AArch64FrameLowering.cpp | 10 +- lib/Target/BPF/BPFISelDAGToDAG.cpp | 3 +- test/CodeGen/AArch64/GlobalISel/debug-insts.ll | 10 +- .../AArch64/GlobalISel/regbankselect-dbg-value.mir | 8 +- .../AArch64/GlobalISel/select-dbg-value.mir | 8 +- test/CodeGen/AArch64/machine-outliner-remarks.ll | 2 +- test/CodeGen/AMDGPU/fadd.ll | 2 +- test/CodeGen/AMDGPU/inserted-wait-states.mir | 2 +- .../CodeGen/AMDGPU/promote-alloca-to-lds-select.ll | 2 +- test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- test/CodeGen/ARM/ARMLoadStoreDBG.mir | 40 +- test/CodeGen/ARM/GlobalISel/arm-call-lowering.ll | 8 +- .../ARM/GlobalISel/arm-instruction-select-cmp.mir | 484 +- .../GlobalISel/arm-instruction-select-combos.mir | 80 +- .../ARM/GlobalISel/arm-instruction-select.mir | 232 +- test/CodeGen/ARM/GlobalISel/arm-irtranslator.ll | 48 +- .../CodeGen/ARM/GlobalISel/arm-legalize-divmod.mir | 24 +- test/CodeGen/ARM/GlobalISel/arm-legalize-fp.mir | 88 +- test/CodeGen/ARM/GlobalISel/arm-legalizer.mir | 70 +- test/CodeGen/ARM/GlobalISel/arm-param-lowering.ll | 78 +- test/CodeGen/ARM/GlobalISel/arm-regbankselect.mir | 70 +- .../ARM/GlobalISel/arm-select-globals-pic.mir | 24 +- .../GlobalISel/arm-select-globals-ropi-rwpi.mir | 40 +- .../ARM/GlobalISel/arm-select-globals-static.mir | 16 +- test/CodeGen/ARM/a15-SD-dep.ll | 2 +- test/CodeGen/ARM/cmp1-peephole-thumb.mir | 16 +- test/CodeGen/ARM/cmp2-peephole-thumb.mir | 22 +- test/CodeGen/ARM/constant-islands-cfg.mir | 8 +- test/CodeGen/ARM/dbg-range-extension.mir | 90 +- test/CodeGen/ARM/expand-pseudos.mir | 22 +- test/CodeGen/ARM/fpoffset_overflow.mir | 14 +- test/CodeGen/ARM/imm-peephole-arm.mir | 10 +- test/CodeGen/ARM/imm-peephole-thumb.mir | 10 +- test/CodeGen/ARM/indirect-hidden.ll | 2 +- test/CodeGen/ARM/litpool-licm.ll | 2 +- test/CodeGen/ARM/load_store_opt_kill.mir | 4 +- test/CodeGen/ARM/local-call.ll | 2 +- test/CodeGen/ARM/machine-copyprop.mir | 12 +- test/CodeGen/ARM/misched-int-basic-thumb2.mir | 32 +- test/CodeGen/ARM/misched-int-basic.mir | 22 +- test/CodeGen/ARM/pei-swiftself.mir | 2 +- test/CodeGen/ARM/pr25317.ll | 2 +- test/CodeGen/ARM/preferred-align.ll | 2 +- test/CodeGen/ARM/prera-ldst-aliasing.mir | 10 +- test/CodeGen/ARM/prera-ldst-insertpt.mir | 56 +- test/CodeGen/ARM/scavenging.mir | 32 +- test/CodeGen/ARM/sched-it-debug-nodes.mir | 36 +- test/CodeGen/ARM/single-issue-r52.mir | 8 +- test/CodeGen/ARM/tail-dup-bundle.mir | 6 +- test/CodeGen/ARM/thumb-litpool.ll | 2 +- test/CodeGen/ARM/v6-jumptable-clobber.mir | 32 +- test/CodeGen/ARM/vcvt_combine.ll | 2 +- test/CodeGen/ARM/vdiv_combine.ll | 2 +- .../CodeGen/ARM/virtregrewriter-subregliveness.mir | 6 +- test/CodeGen/ARM/vldm-liveness.mir | 16 +- test/CodeGen/Hexagon/duplex.ll | 2 +- test/CodeGen/Hexagon/early-if-debug.mir | 20 +- test/CodeGen/MIR/ARM/bundled-instructions.mir | 20 +- .../CodeGen/MIR/ARM/ifcvt_diamond_unanalyzable.mir | 4 +- .../MIR/ARM/ifcvt_forked_diamond_unanalyzable.mir | 8 +- test/CodeGen/MIR/ARM/ifcvt_simple_unanalyzable.mir | 2 +- .../MIR/ARM/ifcvt_triangleWoCvtToNextEdge.mir | 4 +- test/CodeGen/MIR/X86/block-address-operands.mir | 10 +- test/CodeGen/MIR/X86/constant-pool.mir | 12 +- .../MIR/X86/fixed-stack-memory-operands.mir | 2 +- test/CodeGen/MIR/X86/global-value-operands.mir | 6 +- .../MIR/X86/instructions-debug-location.mir | 8 +- test/CodeGen/MIR/X86/jump-table-info.mir | 4 +- test/CodeGen/MIR/X86/memory-operands.mir | 68 +- test/CodeGen/MIR/X86/metadata-operands.mir | 2 +- test/CodeGen/MIR/X86/null-register-operands.mir | 2 +- test/CodeGen/MIR/X86/roundtrip.mir | 2 +- test/CodeGen/MIR/X86/stack-object-operands.mir | 8 +- test/CodeGen/Mips/const-mult.ll | 2 +- test/CodeGen/Mips/mips64signextendsesf.ll | 2 +- test/CodeGen/PowerPC/cxx_tlscc64.ll | 2 +- test/CodeGen/PowerPC/debuginfo-split-int.ll | 4 +- test/CodeGen/PowerPC/ppc32-align-long-double-sf.ll | 2 +- test/CodeGen/SPARC/LeonItinerariesUT.ll | 2 +- test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir | 44 +- test/CodeGen/SystemZ/clear-liverange-spillreg.mir | 46 +- test/CodeGen/SystemZ/fp-cmp-07.mir | 2 +- test/CodeGen/SystemZ/fp-conv-17.mir | 102 +- .../SystemZ/regalloc-fast-invalid-kill-flag.mir | 2 +- test/CodeGen/Thumb/machine-cse-physreg.mir | 8 +- test/CodeGen/Thumb/tbb-reuse.mir | 34 +- test/CodeGen/Thumb2/bicbfi.ll | 2 +- test/CodeGen/Thumb2/ifcvt-neon-deprecated.mir | 18 +- test/CodeGen/Thumb2/tbb-removeadd.mir | 26 +- test/CodeGen/X86/GlobalISel/select-GV.mir | 32 +- test/CodeGen/X86/GlobalISel/select-constant.mir | 2 +- test/CodeGen/X86/GlobalISel/select-fconstant.mir | 12 +- test/CodeGen/X86/GlobalISel/select-frameIndex.mir | 6 +- test/CodeGen/X86/GlobalISel/select-gep.mir | 2 +- .../X86/GlobalISel/select-memop-scalar-x32.mir | 40 +- .../CodeGen/X86/GlobalISel/select-memop-scalar.mir | 58 +- test/CodeGen/X86/GlobalISel/select-memop-v128.mir | 32 +- test/CodeGen/X86/GlobalISel/select-memop-v256.mir | 24 +- test/CodeGen/X86/GlobalISel/select-memop-v512.mir | 8 +- test/CodeGen/X86/block-placement.mir | 4 +- test/CodeGen/X86/conditional-tailcall-samedest.mir | 2 +- test/CodeGen/X86/domain-reassignment.mir | 44 +- test/CodeGen/X86/dynamic-alloca-lifetime.ll | 2 +- test/CodeGen/X86/evex-to-vex-compress.mir | 4768 ++++++++++---------- test/CodeGen/X86/expand-vr64-gr64-copy.mir | 8 +- test/CodeGen/X86/fcmove.ll | 2 +- test/CodeGen/X86/fixup-bw-inst.mir | 6 +- test/CodeGen/X86/i486-fence-loop.ll | 2 +- test/CodeGen/X86/implicit-null-checks.mir | 98 +- test/CodeGen/X86/implicit-use-spill.mir | 4 +- test/CodeGen/X86/ipra-inline-asm.ll | 2 +- test/CodeGen/X86/ipra-reg-alias.ll | 2 +- test/CodeGen/X86/ipra-reg-usage.ll | 2 +- test/CodeGen/X86/lea-opt-with-debug.mir | 30 +- test/CodeGen/X86/leaFixup32.mir | 40 +- test/CodeGen/X86/leaFixup64.mir | 90 +- test/CodeGen/X86/movtopush.mir | 34 +- test/CodeGen/X86/non-value-mem-operand.mir | 48 +- test/CodeGen/X86/peephole-recurrence.mir | 2 +- test/CodeGen/X86/post-ra-sched-with-debug.mir | 44 +- test/CodeGen/X86/pr27681.mir | 6 +- test/CodeGen/X86/pre-coalesce.mir | 10 +- test/CodeGen/X86/system-intrinsics-xgetbv.ll | 2 +- test/CodeGen/X86/tail-merge-after-mbp.mir | 20 +- 138 files changed, 3976 insertions(+), 3986 deletions(-)