This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/qemu.
from 57c9363c45 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] new 64baad62cd target/loongarch: Add README new 228021f05e target/loongarch: Add core definition new f8da88d78f target/loongarch: Add main translation routines new 143d6785ef target/loongarch: Add fixed point arithmetic instruction tra [...] new 63cfcd47d7 target/loongarch: Add fixed point shift instruction translation new ad08cb3f97 target/loongarch: Add fixed point bit instruction translation new bb79174d4e target/loongarch: Add fixed point load/store instruction tra [...] new 94b02d57b0 target/loongarch: Add fixed point atomic instruction translation new 8708a04a61 target/loongarch: Add fixed point extra instruction translation new d578ca6cbb target/loongarch: Add floating point arithmetic instruction [...] new 9b7410763a target/loongarch: Add floating point comparison instruction [...] new 7c1f88703d target/loongarch: Add floating point conversion instruction [...] new b7dabd5624 target/loongarch: Add floating point move instruction translation new e616bdfd01 target/loongarch: Add floating point load/store instruction [...] new ee86bd58b8 target/loongarch: Add branch instruction translation new aae1746c72 target/loongarch: Add disassembler new 14f2b0b741 target/loongarch: Add target build suport new d88b51dc26 target/loongarch: Add system emulation introduction new 398cecb9c3 target/loongarch: Add CSRs definition new 67ebd42a48 target/loongarch: Add basic vmstate description of CPU. new 425876f5d8 target/loongarch: Implement qmp_query_cpu_definitions() new 7e1c521e2a target/loongarch: Add MMU support for LoongArch CPU. new f757a2cd69 target/loongarch: Add LoongArch interrupt and exception handle new dd615fa48d target/loongarch: Add constant timer support new 5b1dedfe84 target/loongarch: Add LoongArch CSR instruction new f84a2aacf5 target/loongarch: Add LoongArch IOCSR instruction new fcbbeb8ecd target/loongarch: Add TLB instruction support new d2cba6f7ce target/loongarch: Add other core instructions support new f9bf50745f target/loongarch: Add timer related instructions support. new a8a506c390 hw/loongarch: Add support loongson3 virt machine type. new f6783e3438 hw/loongarch: Add LoongArch ipi interrupt support(IPI) new 0f4fcf1845 hw/intc: Add LoongArch ls7a interrupt controller support(PCH-PIC) new 249ad85a4b hw/intc: Add LoongArch ls7a msi interrupt controller support [...] new cbff2db1e9 hw/intc: Add LoongArch extioi interrupt controller(EIOINTC) new 69d9c74fa9 hw/loongarch: Add irq hierarchy for the system new 256309e188 Enable common virtio pci support for LoongArch new dc93b8df8a hw/loongarch: Add some devices support for 3A5000. new c117f68a46 hw/loongarch: Add LoongArch ls7a rtc device support new 6a6f26f481 hw/loongarch: Add LoongArch load elf function. new 9e6602d657 hw/loongarch: Add LoongArch virt power manager support. new ca61e75071 target/loongarch: Add gdb support. new c429333398 tests/tcg/loongarch64: Add hello/memory test in loongarch64 system new 34bb43b074 target/loongarch: 'make check-tcg' support new 9b1f588549 Merge tag 'pull-la-20220606' of https://gitlab.com/rth7680/q [...]
The 44 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: MAINTAINERS | 24 + configs/devices/loongarch64-softmmu/default.mak | 3 + configs/targets/loongarch64-softmmu.mak | 4 + configure | 1 + docs/system/loongarch/loongson3.rst | 41 + gdb-xml/loongarch-base64.xml | 44 ++ gdb-xml/loongarch-fpu64.xml | 57 ++ hw/Kconfig | 1 + hw/intc/Kconfig | 15 + hw/intc/loongarch_extioi.c | 312 ++++++++ hw/intc/loongarch_ipi.c | 242 ++++++ hw/intc/loongarch_pch_msi.c | 73 ++ hw/intc/loongarch_pch_pic.c | 431 +++++++++++ hw/intc/meson.build | 4 + hw/intc/trace-events | 22 + hw/loongarch/Kconfig | 16 + hw/loongarch/loongson3.c | 382 +++++++++ hw/loongarch/meson.build | 4 + hw/meson.build | 1 + hw/rtc/Kconfig | 3 + hw/rtc/ls7a_rtc.c | 528 +++++++++++++ hw/rtc/meson.build | 1 + include/disas/dis-asm.h | 2 + include/exec/poison.h | 2 + include/hw/intc/loongarch_extioi.h | 62 ++ include/hw/intc/loongarch_ipi.h | 52 ++ include/hw/intc/loongarch_pch_msi.h | 20 + include/hw/intc/loongarch_pch_pic.h | 69 ++ include/hw/loongarch/virt.h | 33 + include/hw/pci-host/ls7a.h | 44 ++ include/sysemu/arch_init.h | 1 + meson.build | 1 + qapi/machine-target.json | 6 +- qapi/machine.json | 2 +- softmmu/qdev-monitor.c | 3 +- target/Kconfig | 1 + target/loongarch/Kconfig | 2 + target/loongarch/README | 64 ++ target/loongarch/constant_timer.c | 64 ++ target/loongarch/cpu-csr.h | 208 +++++ target/loongarch/cpu-param.h | 18 + target/loongarch/cpu.c | 704 +++++++++++++++++ target/loongarch/cpu.h | 391 ++++++++++ target/loongarch/csr_helper.c | 87 +++ target/loongarch/disas.c | 757 ++++++++++++++++++ target/loongarch/fpu_helper.c | 862 +++++++++++++++++++++ target/loongarch/gdbstub.c | 81 ++ target/loongarch/helper.h | 130 ++++ target/loongarch/insn_trans/trans_arith.c.inc | 304 ++++++++ target/loongarch/insn_trans/trans_atomic.c.inc | 113 +++ target/loongarch/insn_trans/trans_bit.c.inc | 212 +++++ target/loongarch/insn_trans/trans_branch.c.inc | 83 ++ target/loongarch/insn_trans/trans_extra.c.inc | 101 +++ target/loongarch/insn_trans/trans_farith.c.inc | 105 +++ target/loongarch/insn_trans/trans_fcmp.c.inc | 56 ++ target/loongarch/insn_trans/trans_fcnv.c.inc | 33 + target/loongarch/insn_trans/trans_fmemory.c.inc | 153 ++++ target/loongarch/insn_trans/trans_fmov.c.inc | 157 ++++ target/loongarch/insn_trans/trans_memory.c.inc | 229 ++++++ target/loongarch/insn_trans/trans_privileged.c.inc | 466 +++++++++++ target/loongarch/insn_trans/trans_shift.c.inc | 106 +++ target/loongarch/insns.decode | 486 ++++++++++++ target/loongarch/internals.h | 56 ++ target/loongarch/iocsr_helper.c | 67 ++ target/loongarch/machine.c | 102 +++ target/loongarch/meson.build | 30 + target/loongarch/op_helper.c | 133 ++++ target/loongarch/tlb_helper.c | 763 ++++++++++++++++++ target/loongarch/translate.c | 281 +++++++ target/loongarch/translate.h | 45 ++ target/meson.build | 1 + tests/tcg/loongarch64/Makefile.softmmu-target | 33 + tests/tcg/loongarch64/system/boot.S | 56 ++ tests/tcg/loongarch64/system/kernel.ld | 30 + tests/tcg/loongarch64/system/regdef.h | 86 ++ 75 files changed, 10158 insertions(+), 4 deletions(-) create mode 100644 configs/devices/loongarch64-softmmu/default.mak create mode 100644 configs/targets/loongarch64-softmmu.mak create mode 100644 docs/system/loongarch/loongson3.rst create mode 100644 gdb-xml/loongarch-base64.xml create mode 100644 gdb-xml/loongarch-fpu64.xml create mode 100644 hw/intc/loongarch_extioi.c create mode 100644 hw/intc/loongarch_ipi.c create mode 100644 hw/intc/loongarch_pch_msi.c create mode 100644 hw/intc/loongarch_pch_pic.c create mode 100644 hw/loongarch/Kconfig create mode 100644 hw/loongarch/loongson3.c create mode 100644 hw/loongarch/meson.build create mode 100644 hw/rtc/ls7a_rtc.c create mode 100644 include/hw/intc/loongarch_extioi.h create mode 100644 include/hw/intc/loongarch_ipi.h create mode 100644 include/hw/intc/loongarch_pch_msi.h create mode 100644 include/hw/intc/loongarch_pch_pic.h create mode 100644 include/hw/loongarch/virt.h create mode 100644 include/hw/pci-host/ls7a.h create mode 100644 target/loongarch/Kconfig create mode 100644 target/loongarch/README create mode 100644 target/loongarch/constant_timer.c create mode 100644 target/loongarch/cpu-csr.h create mode 100644 target/loongarch/cpu-param.h create mode 100644 target/loongarch/cpu.c create mode 100644 target/loongarch/cpu.h create mode 100644 target/loongarch/csr_helper.c create mode 100644 target/loongarch/disas.c create mode 100644 target/loongarch/fpu_helper.c create mode 100644 target/loongarch/gdbstub.c create mode 100644 target/loongarch/helper.h create mode 100644 target/loongarch/insn_trans/trans_arith.c.inc create mode 100644 target/loongarch/insn_trans/trans_atomic.c.inc create mode 100644 target/loongarch/insn_trans/trans_bit.c.inc create mode 100644 target/loongarch/insn_trans/trans_branch.c.inc create mode 100644 target/loongarch/insn_trans/trans_extra.c.inc create mode 100644 target/loongarch/insn_trans/trans_farith.c.inc create mode 100644 target/loongarch/insn_trans/trans_fcmp.c.inc create mode 100644 target/loongarch/insn_trans/trans_fcnv.c.inc create mode 100644 target/loongarch/insn_trans/trans_fmemory.c.inc create mode 100644 target/loongarch/insn_trans/trans_fmov.c.inc create mode 100644 target/loongarch/insn_trans/trans_memory.c.inc create mode 100644 target/loongarch/insn_trans/trans_privileged.c.inc create mode 100644 target/loongarch/insn_trans/trans_shift.c.inc create mode 100644 target/loongarch/insns.decode create mode 100644 target/loongarch/internals.h create mode 100644 target/loongarch/iocsr_helper.c create mode 100644 target/loongarch/machine.c create mode 100644 target/loongarch/meson.build create mode 100644 target/loongarch/op_helper.c create mode 100644 target/loongarch/tlb_helper.c create mode 100644 target/loongarch/translate.c create mode 100644 target/loongarch/translate.h create mode 100644 tests/tcg/loongarch64/Makefile.softmmu-target create mode 100644 tests/tcg/loongarch64/system/boot.S create mode 100644 tests/tcg/loongarch64/system/kernel.ld create mode 100644 tests/tcg/loongarch64/system/regdef.h