This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 2e692a0fecb AMDGPU/GlobalISel: Fix G_ICMP for wave32 new a00c6918e7b AMDGPU/GlobalISel: Custom legalize G_EXTRACT_VECTOR_ELT new e86254e20ed AMDGPU/GlobalISel: Custom legalize G_INSERT_VECTOR_ELT new 0774fb325eb AMDGPU/GlobalISel: Fix handling of sgpr (not scc bank) s1 to VCC new 0cf596c83a1 AMDGPU/GlobalISel: Fix not constraining result reg of copie [...] new fcd8db8a7db AMDGPU/GlobalISel: Fix selecting vcc->vcc bank copies new 848db45c88c AMDGPU/GlobalISel: Don't constrain source register of VCC copies new 46513b57db3 AMDGPU/GlobalISel: Select G_AND/G_OR/G_XOR

The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 115 +++- lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 65 ++- lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 4 + test/CodeGen/AMDGPU/GlobalISel/inst-select-and.mir | 593 ++++++++++++++++++++ .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 128 ++++- test/CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 600 ++++++++++++++++++++- test/CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir | 593 ++++++++++++++++++++ .../GlobalISel/legalize-extract-vector-elt.mir | 201 ++++--- .../GlobalISel/legalize-insert-vector-elt.mir | 41 +- 10 files changed, 2190 insertions(+), 151 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-and.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir