This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-allnoconfig in repository toolchain/ci/binutils-gdb.

from e89b3d5293 Automatic date update in version.in adds 77bf7e9911 Use new+delete for struct expression adds 2bf3b79d05 Search for DWZ files in debug-file-directories as well adds 12bf652539 Sync .gitignore with gcc adds 7ddfb1a891 Add gnu global outputs to .gitignore adds e450204220 gdb/riscv: place unknown csrs into the correct register groups adds 533b2ae07d gdb/riscv: remove csr aliases created with DECLARE_CSR_ALIAS adds 2542804022 gdb/riscv: rewrite target description validation, add rv32e support adds 5f410aa50c testsuite/ld-elf/pr26936.d: Pass -W. new 317c8bbc29 Automatic date update in version.in

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: .gitignore | 10 + ChangeLog | 8 + bfd/version.h | 2 +- gdb/ChangeLog | 82 +++ gdb/arch/riscv.c | 15 +- gdb/arch/riscv.h | 9 +- gdb/dwarf2/read.c | 107 ++- gdb/expression.h | 23 +- gdb/features/Makefile | 1 + gdb/features/riscv/{32bit-cpu.c => rv32e-xregs.c} | 20 +- .../riscv/{32bit-cpu.xml => rv32e-xregs.xml} | 16 - gdb/parse.c | 49 +- gdb/riscv-tdep.c | 755 ++++++++++++--------- gdb/riscv-tdep.h | 5 + gdb/testsuite/ChangeLog | 9 + gdb/testsuite/gdb.arch/riscv-tdesc-regs.exp | 41 +- ld/ChangeLog | 4 + ld/testsuite/ld-elf/pr26936.d | 2 +- 18 files changed, 738 insertions(+), 420 deletions(-) copy gdb/features/riscv/{32bit-cpu.c => rv32e-xregs.c} (54%) copy gdb/features/riscv/{32bit-cpu.xml => rv32e-xregs.xml} (65%)