This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 238cf114de1 tree-optimization/107876 - unswitching of switch new 9a79b522e06 arm: improve vcreateq* tests new b9496f8411d arm: fix 'vmsr' spacing and register capitalization new f3f4295ad19 arm: improve tests and fix vddupq* new d5cc5a6d2e3 arm: improve tests and fix vdwdupq* new e9fe7b23b82 arm: improve vidupq* tests new 7827909fb2f arm: improve tests and fix vdupq* new 1fa5a447360 arm: improve tests and fix vcmp* new d117647edc8 arm: improve tests for vmin* new 2c5bb2513f2 arm: improve tests for vmax* new 8965dd164b1 arm: improve tests for vabavq* new c548e1b2236 arm: improve tests for vabdq* new ff2bf3dc61f arm: improve tests and fix vabsq* new e0dd75fe90e arm: further fix overloading of MVE vaddq[_m]_n intrinsic new 31df339a50c arm: propagate fixed overloading of MVE intrinsic scalar pa [...] new 2fefb8931d5 arm: Explicitly specify other float types for _Generic over [...] new bf6b04c6baa arm: Add integer vector overloading of vsubq_x instrinsic new 78b5b76f935 arm: improve tests and fix vadd* new 49681b1d909 arm: improve tests for vmulq* new 9b8dc6379d6 arm: improve tests and fix vsubq* new 253efaac2d5 arm: improve tests for vfmasq_m* new 4b440ef5bc1 arm: improve tests for vhaddq_m* new d63992a20ae arm: improve tests for vhsubq_m* new ce9dd996b9d arm: improve tests for viwdupq* new 69405ebb533 arm: improve tests for vmladavaq* new 5a21c1451fc arm: improve tests and fix vmlaldavaxq* new 4e73978c92b arm: improve tests for vmlasq* new 7e8cf19eee2 arm: improve tests for vqaddq_m* new f974a7b3ecd arm: improve tests for vqdmlahq_m* new 020708443d6 arm: improve tests for vqdmul* new 5ea0ea55cd0 arm: improve tests for vqrdmlahq* new 354172c5708 arm: improve tests for vqrdmlashq_m* new 329ccff3be5 arm: improve tests for vqsubq* new a59b9af355d arm: improve tests and fix vrmlaldavhaq* new 32be9d72f9c arm: improve tests for vrshlq* new f2b54e5b796 arm: improve tests for vsetq_lane* new ee629d242d9 i386: Fix up ix86_abi handling [PR106875]

The 36 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/arm/arm_mve.h | 1232 +++++++++++--------- gcc/config/arm/mve.md | 48 +- gcc/config/arm/vfp.md | 8 +- gcc/config/i386/i386-options.cc | 2 - gcc/config/i386/i386.opt | 4 +- gcc/testsuite/g++.target/i386/pr106875.C | 5 + .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_f16.c | 22 +- .../gcc.target/arm/mve/intrinsics/vabsq_f32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vabsq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vabsq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c | 40 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c | 40 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c | 22 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 20 +- .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c | 47 +- .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c | 29 +- .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c | 47 +- .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c | 20 +- .../arm/mve/intrinsics/vcmphiq_m_n_u16.c | 47 +- .../arm/mve/intrinsics/vcmphiq_m_n_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpleq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpleq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpleq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpleq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpltq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpltq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpltq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpltq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c | 29 +- .../arm/mve/intrinsics/vcmpneq_m_n_f16.c | 47 +- .../arm/mve/intrinsics/vcmpneq_m_n_f32.c | 47 +- .../arm/mve/intrinsics/vcmpneq_m_n_s16.c | 29 +- .../arm/mve/intrinsics/vcmpneq_m_n_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c | 29 +- .../arm/mve/intrinsics/vcmpneq_m_n_u16.c | 47 +- .../arm/mve/intrinsics/vcmpneq_m_n_u32.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c | 47 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c | 20 +- .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c | 23 +- .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c | 46 +- .../arm/mve/intrinsics/vddupq_m_wb_u16.c | 42 +- .../arm/mve/intrinsics/vddupq_m_wb_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c | 46 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c | 46 +- .../arm/mve/intrinsics/vddupq_x_wb_u16.c | 52 +- .../arm/mve/intrinsics/vddupq_x_wb_u32.c | 52 +- .../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c | 52 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c | 41 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c | 41 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c | 41 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c | 41 +- .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c | 41 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c | 21 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c | 21 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c | 13 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c | 13 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c | 9 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c | 14 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c | 14 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c | 14 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c | 30 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c | 30 +- .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c | 30 +- .../arm/mve/intrinsics/vdwdupq_m_n_u16.c | 44 +- .../arm/mve/intrinsics/vdwdupq_m_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c | 46 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u16.c | 50 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u32.c | 48 +- .../arm/mve/intrinsics/vdwdupq_m_wb_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c | 32 +- .../arm/mve/intrinsics/vdwdupq_x_n_u16.c | 42 +- .../arm/mve/intrinsics/vdwdupq_x_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c | 46 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u16.c | 50 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u32.c | 46 +- .../arm/mve/intrinsics/vdwdupq_x_wb_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c | 46 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c | 42 +- .../arm/mve/intrinsics/vidupq_m_wb_u16.c | 46 +- .../arm/mve/intrinsics/vidupq_m_wb_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c | 46 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c | 42 +- .../arm/mve/intrinsics/vidupq_x_wb_u16.c | 52 +- .../arm/mve/intrinsics/vidupq_x_wb_u32.c | 52 +- .../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c | 52 +- .../arm/mve/intrinsics/viwdupq_m_n_u16.c | 46 +- .../arm/mve/intrinsics/viwdupq_m_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c | 46 +- .../arm/mve/intrinsics/viwdupq_m_wb_u16.c | 46 +- .../arm/mve/intrinsics/viwdupq_m_wb_u32.c | 46 +- .../arm/mve/intrinsics/viwdupq_m_wb_u8.c | 46 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c | 36 +- .../arm/mve/intrinsics/viwdupq_x_n_u16.c | 46 +- .../arm/mve/intrinsics/viwdupq_x_n_u32.c | 46 +- .../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c | 46 +- .../arm/mve/intrinsics/viwdupq_x_wb_u16.c | 50 +- .../arm/mve/intrinsics/viwdupq_x_wb_u32.c | 50 +- .../arm/mve/intrinsics/viwdupq_x_wb_u8.c | 50 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c | 2 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c | 2 +- .../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c | 2 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c | 41 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c | 41 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c | 41 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c | 27 +- .../arm/mve/intrinsics/vmaxnmavq_p_f16.c | 39 +- .../arm/mve/intrinsics/vmaxnmavq_p_f32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c | 31 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c | 39 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c | 23 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c | 23 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c | 23 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c | 27 +- .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c | 27 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminaq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminaq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminaq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c | 41 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c | 41 +- .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c | 41 +- .../gcc.target/arm/mve/intrinsics/vminavq_s16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vminavq_s32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vminavq_s8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c | 27 +- .../arm/mve/intrinsics/vminnmavq_p_f16.c | 39 +- .../arm/mve/intrinsics/vminnmavq_p_f32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c | 27 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c | 27 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c | 31 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c | 31 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c | 31 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c | 39 +- .../gcc.target/arm/mve/intrinsics/vminvq_s16.c | 22 +- .../gcc.target/arm/mve/intrinsics/vminvq_s32.c | 22 +- .../gcc.target/arm/mve/intrinsics/vminvq_s8.c | 22 +- .../gcc.target/arm/mve/intrinsics/vminvq_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vminvq_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vminvq_u8.c | 29 +- .../arm/mve/intrinsics/vmladavaq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmladavaq_p_s32.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c | 33 +- .../arm/mve/intrinsics/vmladavaq_p_u16.c | 49 +- .../arm/mve/intrinsics/vmladavaq_p_u32.c | 49 +- .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c | 49 +- .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 33 +- .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 33 +- .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 33 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 24 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c | 32 +- .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c | 32 +- .../arm/mve/intrinsics/vmlaldavaxq_s16.c | 24 +- .../arm/mve/intrinsics/vmlaldavaxq_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c | 50 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vmulq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vmulq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 16 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 24 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqdmlashq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vqdmlashq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqdmlashq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c | 24 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c | 26 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c | 26 +- .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c | 16 +- .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c | 26 +- .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c | 26 +- .../arm/mve/intrinsics/vqdmullbq_m_s16.c | 26 +- .../arm/mve/intrinsics/vqdmullbq_m_s32.c | 26 +- .../arm/mve/intrinsics/vqdmullbq_n_s16.c | 16 +- .../arm/mve/intrinsics/vqdmullbq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c | 16 +- .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c | 26 +- .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c | 26 +- .../arm/mve/intrinsics/vqdmulltq_m_s16.c | 26 +- .../arm/mve/intrinsics/vqdmulltq_m_s32.c | 26 +- .../arm/mve/intrinsics/vqdmulltq_n_s16.c | 16 +- .../arm/mve/intrinsics/vqdmulltq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c | 16 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 34 +- .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 24 +- .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c | 24 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c | 34 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c | 34 +- .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c | 34 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c | 28 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c | 16 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c | 24 +- .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c | 40 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c | 27 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c | 24 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c | 39 +- .../gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c | 36 +- .../gcc.target/arm/mve/intrinsics/vsubq_f16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_f32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c | 26 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c | 26 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c | 26 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c | 42 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c | 42 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c | 42 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c | 25 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c | 28 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c | 17 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c | 17 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c | 17 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c | 29 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c | 29 +- .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c | 29 +- .../gcc.target/arm/mve/intrinsics/vsubq_s16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_s32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_s8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_u16.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_u32.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_u8.c | 16 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c | 48 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c | 32 +- .../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c | 32 +- 871 files changed, 22014 insertions(+), 3617 deletions(-) create mode 100644 gcc/testsuite/g++.target/i386/pr106875.C