This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig in repository toolchain/ci/llvm-project.

from 705e46f449e RegUsageInfoCollector: Skip AMDGPU entry point functions adds 0ffe0db6fab [RegisterCoalescer] Fix an overzealous assert adds a2ca358291a [TSan] Attempt to fix iOS on-device test adds adeb5ac2d64 [Rewrite] Extend to further accept CharSourceRange adds 9e62c864087 [IRBuilder] Introduce helpers for and/or of multiple values [...] adds 9812668d771 [IRBuilder] Fold consistently for or/and whether constant i [...] adds 1ab3fe8a7a6 Make list::remove/remove_if/unique all return void before C [...] adds a01502f1bab [LFTR] Regenerate test checks; NFC

No new revisions were added by this update.

Summary of changes: clang/include/clang/Rewrite/Core/Rewriter.h | 18 ++- clang/lib/Rewrite/Rewriter.cpp | 9 +- clang/unittests/Rewrite/CMakeLists.txt | 2 + clang/unittests/Rewrite/RewriterTest.cpp | 80 +++++++++++ compiler-rt/test/fuzzer/seed_inputs.test | 8 +- libcxx/include/list | 33 +++-- .../sequences/list/list.ops/remove.pass.cpp | 27 +++- .../sequences/list/list.ops/remove_if.pass.cpp | 30 ++++- .../sequences/list/list.ops/unique.pass.cpp | 16 ++- .../sequences/list/list.ops/unique_pred.pass.cpp | 30 ++++- llvm/include/llvm/IR/IRBuilder.h | 22 +++ llvm/lib/CodeGen/RegisterCoalescer.cpp | 9 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 6 +- llvm/lib/Transforms/Scalar/LoopPredication.cpp | 18 +-- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 11 +- .../wrapping-pointer-versioning.ll | 24 +--- .../regcoal-undef-lane-4-rm-cp-commuting-def.mir | 131 ++++++++++++++++++ llvm/test/Instrumentation/BoundsChecking/opt.ll | 2 - .../IndVarSimplify/{pr20680.ll => lftr-pr20680.ll} | 150 +++++++++++++++++++-- .../LoopDistribute/scev-inserted-runtime-check.ll | 29 ++-- llvm/test/Transforms/LoopPredication/basic.ll | 3 +- .../basic_widenable_branch_guards.ll | 5 +- .../Transforms/LoopPredication/invariant_load.ll | 3 +- .../X86/illegal-parallel-loop-uniform-write.ll | 35 +++-- llvm/test/Transforms/LoopVectorize/X86/pr35432.ll | 45 +++---- .../LoopVectorize/pr30654-phiscev-sext-trunc.ll | 6 +- 26 files changed, 587 insertions(+), 165 deletions(-) create mode 100644 clang/unittests/Rewrite/RewriterTest.cpp create mode 100644 llvm/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir rename llvm/test/Transforms/IndVarSimplify/{pr20680.ll => lftr-pr20680.ll} (53%)