This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 1ebf37ece33 Daily bump. new 926f2d09d9c MIPS: Add basic support for mips16e2 new d102aa2d30c MIPS: Add MOVx instructions support for mips16e2 new 26aa2a2ccec MIPS: Add instruction about global pointer register for mips16e2 new 42d6b905c45 MIPS: Add bitwise instructions for mips16e2 new eeedb137120 MIPS: Add LUI instruction for mips16e2 new 95c6fb6a841 MIPS: Add load/store word left/right instructions for mips16e2 new 773110dea48 MIPS: Use ISA_HAS_9BIT_DISPLACEMENT for mips16e2 new e3ee4289840 MIPS: Add CACHE instruction for mips16e2 new dbd9afcf78b MIPS: Make mips16e2 generating ZEB/ZEH instead of ANDI unde [...]

The 9 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/mips/constraints.md | 4 + gcc/config/mips/mips-protos.h | 4 + gcc/config/mips/mips.cc | 164 ++++++++++++-- gcc/config/mips/mips.h | 33 ++- gcc/config/mips/mips.md | 200 ++++++++++++++--- gcc/config/mips/mips.opt | 4 + gcc/config/mips/predicates.md | 21 +- gcc/doc/invoke.texi | 7 + gcc/testsuite/gcc.target/mips/mips.exp | 10 + .../mips/{cache-1.c => mips16e2-cache.c} | 21 +- gcc/testsuite/gcc.target/mips/mips16e2-cmov.c | 68 ++++++ gcc/testsuite/gcc.target/mips/mips16e2-gp.c | 101 +++++++++ gcc/testsuite/gcc.target/mips/mips16e2.c | 240 +++++++++++++++++++++ 13 files changed, 804 insertions(+), 73 deletions(-) copy gcc/testsuite/gcc.target/mips/{cache-1.c => mips16e2-cache.c} (67%) create mode 100644 gcc/testsuite/gcc.target/mips/mips16e2-cmov.c create mode 100644 gcc/testsuite/gcc.target/mips/mips16e2-gp.c create mode 100644 gcc/testsuite/gcc.target/mips/mips16e2.c