This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 3cd5aad15cf [ARM] Enable useAA() for the in-order Cortex-R52 new 8f072ac5b47 DAG combine "and|or (select c, -1, 0), x" -> "select c, x, 0|-1" new 3080dcbe49e Revert "[AArch64] Coalesce Copy Zero during instruction selection"

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 17 +++- lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 30 +------ test/CodeGen/AArch64/arm64-addr-type-promotion.ll | 1 - test/CodeGen/AArch64/arm64-cse.ll | 2 +- test/CodeGen/AArch64/copy-zero-reg.ll | 47 ---------- test/CodeGen/AArch64/i128-fast-isel-fallback.ll | 2 +- test/CodeGen/AMDGPU/dagcombine-select.ll | 102 ++++++++++++++++++++++ test/CodeGen/AMDGPU/udivrem.ll | 26 ++---- test/CodeGen/X86/dagcombine-select.ll | 90 ++++++++++++++----- 9 files changed, 198 insertions(+), 119 deletions(-) delete mode 100644 test/CodeGen/AArch64/copy-zero-reg.ll